

## FEATURES

### Dual receivers

**Maximum receiver bandwidth: 200 MHz**

**Fully integrated, fractional-N, RF synthesizers**

**Fully integrated clock synthesizer**

**Multichip phase synchronization for RF LO and baseband clocks**

**JESD204B datapath interface**

**Tuneable range: 75 MHz to 6000 MHz**

## APPLICATIONS

**3G/4G/5G FDD, macrocell base stations**

**Wideband active antenna systems**

**Massive multiple input, multiple output (MIMO)**

**Phased array radar**

**Electronic warfare**

**Military communications**

**Portable test equipment**

## GENERAL DESCRIPTION

The ADRV9008-1 is a highly integrated, dual radio frequency (RF), agile receiver (Rx) offering integrated synthesizers and digital signal processing functions. The IC delivers a versatile combination of high performance and low power consumption required by 3G/4G/5G macrocell, frequency division duplex (FDD), base station applications.

The receive path consists of two independent, wide bandwidth, direct conversion receivers with state-of-the-art dynamic range. The complete receive subsystem includes automatic and manual attenuation control, dc offset correction, quadrature error correction (QEC), and digital filtering, eliminating the need for these functions in the digital baseband. RF front-end control and several auxiliary functions such as analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and general-purpose input/outputs (GPIOs) for the power amplifier (PA) are also integrated.

In addition to automatic gain control (AGC), the ADRV9008-1 also features flexible external gain control modes, allowing significant flexibility in setting system level gain dynamically.

The received signals are digitized with a set of four, high dynamic range, continuous time, sigma-delta ( $\Sigma\text{-}\Delta$ ) ADCs that provide inherent antialiasing. The combination of the direct conversion architecture (which does not suffer from out of band image mixing) and the lack of aliasing relaxes the requirements of the RF filters compared to the requirements of traditional intermediate frequency (IF) receivers.

The fully integrated phase-locked loop (PLL) provides high performance, low power, fractional-N, RF synthesis for the receiver signal paths. An additional synthesizer generates the clocks needed for the converters, digital circuits, and serial interface. A multichip synchronization mechanism synchronizes the phase of the RF local oscillator (LO) and baseband clocks between multiple ADRV9008-1 chips. The ADRV9008-1 has the isolation that high performance base station applications require. All voltage controlled oscillators (VCOs) and loop filter components are integrated.

The high speed JESD204B interface supports up to 12.288 Gbps lane rates, resulting in a single lane per receiver in the widest bandwidth mode. The interface also supports interleaved mode for lower bandwidths, reducing the total number of high speed data interface lanes to one. Both fixed and floating point data formats are supported. The floating point format allows internal AGC to be invisible to the demodulator device.

The core of the ADRV9008-1 can be powered directly from 1.3 V and 1.8 V regulators and is controlled via a standard 4-wire serial port. Comprehensive power-down modes are included to minimize power consumption during normal use. The ADRV9008-1 is packaged in a 12 mm × 12 mm, 196-ball chip scale ball grid array (CSP\_BGA).

**TABLE OF CONTENTS**

Features .....	1	Receiver .....	47
Applications .....	1	Clock Input .....	47
General Description .....	1	Synthesizers .....	47
Functional Block Diagram .....	3	SPI .....	47
Specifications .....	4	JTAG Boundary Scan .....	47
Current and Power Consumption Specifications .....	8	Power Supply Sequence .....	47
Timing Diagrams .....	9	GPIO_x Pins .....	48
Absolute Maximum Ratings .....	10	Auxiliary Converters .....	48
Reflow Profile .....	10	JESD204B Data Interface .....	48
Thermal Management .....	10	Applications Information .....	49
Thermal Resistance .....	10	PCB Layout and Power Supply Recommendations .....	49
ESD Caution .....	10	PCB Material And Stackup Selection .....	49
Pin Configuration and Function Descriptions .....	11	Fanout and Trace Space Guidelines .....	51
Typical Performance Characteristics .....	17	Component Placement and Routing Guidelines .....	52
75 MHz to 525 MHz Band .....	17	RF and JESD204B Transmission Line Layout .....	58
650 MHz to 3000 MHz Band .....	25	Isolation Techniques Used on the ADRV9008-1 Customer Card .....	60
3400 MHz to 4800 MHz Band .....	33	RF Port Interface Information .....	62
5100 MHz to 5900 MHz Band .....	40	Outline Dimensions .....	68
Receiver Input Impedance .....	45		
Terminology .....	46		
Theory of Operation .....	47		

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

168830-001

**SPECIFICATIONS**

Electrical characteristics at  $VDDA1P3^1 = 1.3\text{ V}$ ,  $VDDD1P3\_DIG = 1.3\text{ V}$ ,  $T_1 =$  full operating temperature range. LO frequency ( $f_{LO}$ ) = 1800 MHz, unless otherwise noted. The specifications in Table 1 are not deembedded. Refer to the Typical Performance Characteristics section for input/output circuit path loss. The device configuration profile, unless otherwise specified, is as follows: receiver = 200 MHz (IQ rate = 245.76 MHz), JESD204B rate = 9.8304 GSPS, and device clock = 245.76 MHz.

**Table 1.**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
<b>RECEIVERS</b>						
Center Frequency		75		6000	MHz	
Gain Range			30		dB	
Analog Gain Step			0.5		dB	Attenuator steps from 0 dB to 6 dB
			1		dB	Attenuator steps from 6 dB to 30 dB
Bandwidth Ripple			±0.5		dB	200 MHz bandwidth, compensated by programmable FIR filter
			±0.2		dB	Any 20 MHz bandwidth span, compensated by programmable FIR filter
Rx Bandwidth				200	MHz	
Rx Alias Band Rejection		80			dB	Due to digital filters
Maximum Useable Input Level	$P_{HIGH}$					0 dB attenuation, increases decibel for decibel with attenuation, continuous wave (CW) = 1800 MHz, corresponds to -1 dBFS at ADC
			-11		dBm	75 MHz < f ≤ 3000 MHz
			-10.2		dBm	3000 MHz < f ≤ 4800 MHz
			-9.5		dBm	4800 MHz < f ≤ 6000 MHz
Noise Figure	NF		12		dB	0 dB attenuation, at Rx port 600 MHz < f ≤ 3000 MHz
			13		dB	3000 MHz < f ≤ 4800 MHz
			15.2		dB	4800 MHz < f ≤ 6000 MHz
Ripple			1.8		dB	At band edge maximum bandwidth mode
Input Third-Order Intercept Point	IIP3					
Difference Product	IIP3,d		12		dBm	Two ( $P_{HIGH} - 12$ ) dB tones near band edge
Sum Product	IIP3,s		12		dBm	Two ( $P_{HIGH} - 6$ ) dB tones, at bandwidth/6 offset from the LO
HD3	HD3					( $P_{HIGH} - 6$ ) dB CW tone at bandwidth/6 offset from the LO
			-66		dBc	600 MHz < f ≤ 4800 MHz
			-62		dBc	4800 MHz < f ≤ 6000 MHz
Second-Order Input Intermodulation Intercept Point	IIP2		62		dBm	0 dB attenuation, complex
Image Rejection			75		dB	Quadrature error correction (QEC) active, within 200 MHz Rx bandwidth
Input Impedance			100		Ω	Differential (see Figure 168)
Rx to Rx Isolation			65		dB	600 MHz < f ≤ 4800 MHz
			61		dB	4800 MHz < f ≤ 6000 MHz
Rx Band Spurs Referenced to RF Input at Maximum Gain			-95		dBm	No more than one spur at this level per 10 MHz of Rx bandwidth
Rx LO Leakage at Rx Input at Maximum Gain						Leakage decreases decibel for decibel with attenuation for first 12 dB
			-70		dBm	600 MHz < f ≤ 3000 MHz
			-65		dBm	3000 MHz < f ≤ 6000 MHz

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
<b>LO SYNTHESIZER</b>						
LO Frequency Step			2.3		Hz	1.5 GHz to 2.8 GHz, 76.8 MHz phase frequency detector (PFD) frequency
LO Spur			-85		dBc	Excludes integer boundary spurs
Integrated Phase Noise						2 kHz to 18 MHz
1900 MHz LO			0.2		°rms	Narrow PLL loop bandwidth (50 kHz)
3800 MHz LO			0.36		°rms	Wide PLL loop bandwidth (300 kHz)
5900 MHz LO			0.54		°rms	Wide PLL loop bandwidth (300 kHz)
Spot Phase Noise						
1900 MHz LO						Narrow PLL loop bandwidth
100 kHz Offset			-100		dBc/Hz	
200 kHz Offset			-115		dBc/Hz	
400 kHz Offset			-120		dBc/Hz	
600 kHz Offset			-129		dBc/Hz	
800 kHz Offset			-132		dBc/Hz	
1.2 MHz Offset			-135		dBc/Hz	
1.8 MHz Offset			-140		dBc/Hz	
6 MHz Offset			-150		dBc/Hz	
10 MHz Offset			-153		dBc/Hz	
3800 MHz LO						Wide PLL loop bandwidth
100 kHz Offset			-104		dBc/Hz	
1.2 MHz Offset			-125		dBc/Hz	
10 MHz Offset			-145		dBc/Hz	
5900 MHz LO						Wide PLL loop bandwidth
100 kHz Offset			-99		dBc/Hz	
1.2 MHz Offset			-119.7		dBc/Hz	
10 MHz Offset			-135.4		dBc/Hz	
<b>LO PHASE SYNCHRONIZATION</b>						
Phase deviation			1.6		ps/°C	Change in LO delay per temperature change
<b>EXTERNAL LO INPUT</b>						
Input Frequency	$f_{EXTLO}$	150		8000	MHz	Input frequency must be 2x the desired LO frequency
Input Signal Power		0		12	dBm	50 $\Omega$ matching at the source
			3		dBm	$f_{EXTLO} \leq 2$ GHz, add 0.5 dBm/GHz above 2 GHz
			6		dBm	$f_{EXTLO} = 8$ GHz
External LO Input Signal Differential						To ensure adequate QEC
Phase Error				3.6	ps	
Amplitude Error				1	dB	
Duty Cycle Error				2	%	
Even-Order Harmonics				-50	dBc	
<b>CLOCK SYNTHESIZER</b>						
Integrated Phase Noise						1 kHz to 100 MHz
1966.08 MHz LO			0.4		°rms	PLL optimized for close in phase noise
Spot Phase Noise						
1966.08 MHz						
100 kHz Offset			-109		dBc/Hz	
1 MHz Offset			-129		dBc/Hz	
10 MHz Offset			-149		dBc/Hz	

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
REFERENCE CLOCK (REF_CLK_IN) Frequency Range Signal Level		10 0.3		1000 2.0	MHz V p-p	AC-coupled, common-mode voltage ( $V_{CM}$ ) = 618 mV, use <1 V p-p input clock for best spurious performance
AUXILIARY CONVERTERS						
ADC						
Resolution			12		Bits	
Input Voltage						
Minimum			0.05		V	
Maximum			VDDA_3P3 – 0.05		V	
DAC						
Resolution			10		Bits	Includes four offset levels
Output Voltage						
Minimum			0.7		V	1 V $V_{REF}$
Maximum			VDDA_3P3 – 0.3		V	2.5 V $V_{REF}$
Output Drive Capability			10		mA	
DIGITAL SPECIFICATIONS (CMOS): SERIAL PERIPHERAL INTERFACE (SPI), GPIO_x						
Logic Inputs						
Input Voltage						
High Level		VDD_ INTERFACE × 0.8		VDD_ INTERFACE	V	
Low Level		0		VDD_ INTERFACE × 0.2	V	
Input Current						
High Level		–10		+10	μA	
Low Level		–10		+10	μA	
Logic Outputs						
Output Voltage						
High Level		VDD_ INTERFACE × 0.8			V	
Low Level				VDD_ INTERFACE × 0.2	V	
Drive Capability			3		mA	
DIGITAL SPECIFICATIONS (CMOS): GPIO_3P3_x						
Logic Inputs						
Input Voltage						
High Level		VDDA_3P3 × 0.8		VDDA_3P3	V	
Low Level		0		VDDA_3P3 × 0.2	V	
Input Current						
High Level		–10		+10	μA	
Low Level		–10		+10	μA	

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Logic Outputs						
Output Voltage						
High Level		VDDA_3P3 × 0.8			V	
Low Level				VDDA_3P3 × 0.2	V	
Drive Capability			4		mA	
DIGITAL SPECIFICATIONS, LOW VOLTAGE DIFFERENTIAL SIGNALING (LVDS)						
Logic Inputs (SYSREF_IN±, SYNCINx±)						
Input Voltage Range		825		1675	mV	Each differential input in the pair
Input Differential Voltage Threshold		-100		+100	mV	
Receiver Differential Input Impedance			100		Ω	Internal termination enabled
Logic Outputs (SYNCOUTx±)						
Output Voltage						
High				1375	mV	
Low		1025			mV	
Output Differential Voltage			225		mV	Programmable in 75 mV steps
Output Offset Voltage			1200		mV	
SPI TIMING						
SCLK Period	t <sub>CP</sub>	20			ns	
SCLK Pulse Width	t <sub>MP</sub>	10			ns	
CS Setup to First SCLK Rising Edge	t <sub>SC</sub>	3			ns	
Last SCLK Falling Edge to CS Hold	t <sub>HC</sub>	0			ns	
SDIO Data Input Setup to SCLK	t <sub>S</sub>	2			ns	
SDIO Data Input Hold to SCLK	t <sub>H</sub>	0			ns	
SCLK Rising Edge to Output Data Delay (3-Wire Mode or 4-Wire Mode)	t <sub>CO</sub>	3		8	ns	
Bus Turnaround Time, Read After Baseband Processor (BBP) Drives Last Address Bit	t <sub>HZM</sub>	t <sub>H</sub>		t <sub>CO</sub>	ns	
Bus Turnaround Time, Read After ADRV9008-1 Drives Last Data Bit	t <sub>HZS</sub>	0		t <sub>CO</sub>	ns	
JESD204B DATA OUTPUT TIMING						
Unit Interval	UI	81.38		320	ps	AC-coupled
Data Rate Per Channel (NRZ)		3125		12288	Mbps	
Rise Time	t <sub>R</sub>	24	39.5		ps	20% to 80% in 100 Ω load
Fall Time	t <sub>F</sub>	24	39.4		ps	20% to 80% in 100 Ω load
Output Common-Mode Voltage	V <sub>CM</sub>	0		1.8	V	AC-coupled
Differential Output Voltage	V <sub>DIFF</sub>	360	600	770	mV	
Short-Circuit Current	I <sub>DSHORT</sub>	-100		+100	mA	
Differential Termination Impedance		80	94.2	120	Ω	
Total Jitter			15.13		ps	Bit error rate (BER) = 10 <sup>-15</sup>
Uncorrelated Bounded High Probability Jitter	UBHPJ		0.56		ps	
Duty Cycle Distortion	DCD		0.369		ps	

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
SYSREF_IN± Setup Time to REF_CLK_IN_x	T <sub>LAT_FRM</sub>	2.5			ns	See Figure 2
SYSREF_IN± Hold Time to REF_CLK_IN_x		-1.5			ns	See Figure 2
Latency			89.4		Clock cycles	REF_CLK_IN = 245.76 MHz Rx bandwidth = 200 MHz, IQ rate = 245.76 MHz, lane rate = 9830.4 MHz, M = 2, L = 2, N = 16, S = 1
				364.18	ns	

<sup>1</sup> VDDA1P3 refers to all analog 1.3 V supplies, including VDDA1P3\_RF\_SYNTH, VDDA1P3\_BB, VDDA1P3\_RX\_RF, VDDA1P3\_RF\_VCO\_LDO, VDDA1P3\_RF\_LO, VDDA1P3\_DES, VDDA1P3\_SER, VDDA1P3\_CLOCK\_SYNTH, VDDA1P3\_CLOCK\_VCO\_LDO, VDDA1P3\_AUX\_SYNTH, and VDDA1P3\_AUX\_VCO\_LDO.

**CURRENT AND POWER CONSUMPTION SPECIFICATIONS**

Table 2.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
<b>SUPPLY CHARACTERISTICS</b>					
VDDA1P3 <sup>1</sup> Analog Supply	1.267	1.3	1.33	V	CMOS and LVDS supply, 1.8 V to 2.5 V nominal range
VDDD1P3_DIG Supply	1.267	1.3	1.33	V	
VDDA1P8_AN Supply	1.71	1.8	1.89	V	
VDDA1P8_BB Supply	1.71	1.8	1.89	V	
VDD_INTERFACE Supply	1.71	1.8	2.625	V	
VDDA_3P3 Supply	3.135	3.3	3.465	V	
<b>POSITIVE SUPPLY CURRENT</b>					
200 MHz Rx Bandwidth					
LO at 2600 MHz					
Two receivers enabled					
VDDA1P3 <sup>1</sup> Analog Supply		1645		mA	Rx QEC active
VDDD1P3_DIG Supply		984		mA	
VDDA1P8_AN Supply		0.4		mA	
VDDA1P8_BB Supply		68		mA	
VDD_INTERFACE Supply		8		mA	
VDDA_3P3 Supply		3		mA	
No AUXDAC_x or AUXADC_x enabled (if enabled, AUXADC_x adds 2.7 mA, and each AUXDAC_x adds 1.5 mA)					
Total Power Dissipation		3.57		W	Typical supply voltages, Rx QEC active

<sup>1</sup> VDDA1P3 refers to all analog 1.3 V supplies, including VDDA1P3\_RF\_SYNTH, VDDA1P3\_BB, VDDA1P3\_RX\_RF, VDDA1P3\_RX, VDDA1P3\_RF\_VCO\_LDO, VDDA1P3\_RF\_LO, VDDA1P3\_DES, VDDA1P3\_SER, VDDA1P3\_CLOCK\_SYNTH, VDDA1P3\_CLOCK\_VCO\_LDO, VDDA1P3\_AUX\_SYNTH, and VDDA1P3\_AUX\_VCO\_LDO.



TIMING DIAGRAMS




Figure 2. SYSREF\_IN± Setup and Hold Timing




Figure 3. SYSREF\_IN± Setup and Hold Timing Examples, Relative to Device Clock

## ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
VDDA1P3 <sup>1</sup> to VSSA	-0.3 V to +1.4 V
VDDD1P3_DIG to VSSD	-0.3 V to +1.4 V
VDD_INTERFACE to VSSA	-0.3 V to +3.0 V
VDDA_3P3 to VSSA	-0.3 V to +3.9 V
VDD_INTERFACE Logic Inputs and Outputs to VSSD	-0.3 V to VDD_INTERFACE + 0.3 V
JESD204B Logic Outputs to VSSA	-0.3 V to VDDA1P3_SER
Input Current to Any Pin Except Supplies	±10 mA
Maximum Input Power into RF Port	23 dBm (peak)
Maximum Junction Temperature	110°C
Storage Temperature Range	-65°C to +150°C

<sup>1</sup> VDDA1P3 refers to all analog 1.3 V supplies, including VDDA1P3\_RF\_SYNTH, VDDA1P3\_BB, VDDA1P3\_RX\_RF, VDDA1P3\_RX, VDDA1P3\_RF\_VCO\_LDO, VDDA1P3\_RF\_LO, VDDA1P3\_CLOCK\_SYNTH, VDDA1P3\_RX\_LO\_BUFFER, and VDDA1P3\_CLOCK.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### REFLOW PROFILE

The ADRV9008-1 reflow profile is in accordance with the JEDEC JESD204B criteria for Pb-free devices. The maximum reflow temperature is 260°C.

### THERMAL MANAGEMENT

The ADRV9008-1 is a high power device that can dissipate over 3 W depending on the user application and configuration. Because of the power dissipation, the ADRV9008-1 uses an

exposed die package to provide the customer with the most effective method of controlling the die temperature. The exposed die allows cooling of the die directly. Figure 4 shows the profile view of the device mounted to a user printed circuit board (PCB) and a heat sink (typically the aluminum case) to keep the junction (exposed die) below the maximum junction temperature shown in Table 3. The device is designed for a lifetime of 10 years when operating at the maximum junction temperature.

### THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. Thermal resistance data for the ADRV9008-1 mounted on both a JEDEC 2S2P test board and a 10-layer Analog Devices, Inc., evaluation board are listed in Table 4. Do not exceed the absolute maximum junction temperature rating in Table 3. 10-layer PCB entries refer to the 10-layer Analog Devices evaluation board, which more accurately reflects the PCB used in customer applications.

Table 4. Thermal Resistance<sup>1,2</sup>

Package Type	$\theta_{JA}$	$\theta_{JC\_TOP}$	$\theta_{JB}$	$\Psi_{JT}$	$\Psi_{JB}$	Unit
BC-196-13	21.1	0.04	4.9	0.3	4.9	°C/W

<sup>1</sup> For the  $\theta_{JC}$  test, 100  $\mu$ m thermal interface material (TIM) is used. TIM is assumed to have 3.6 thermal conductivity watts/(meter  $\times$  Kelvin).

<sup>2</sup> Using enhanced heat removal techniques such as PCB, heat sink, and airflow improves the thermal resistance values.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.




Figure 4. Typical Thermal Management Solution

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	VSSA	VSSA	VSSA	VSSA	RX2_IN+	RX2_IN-	VSSA	VSSA	RX1_IN+	RX1_IN-	VSSA	VSSA	VSSA	VSSA
B	VDDA1P3_RX_RF	VSSA	VSSA	VSSA	VSSA	VSSA	RF_EXT_LO_I/O-	RF_EXT_LO_I/O+	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA
C	GPIO_3p3_0	GPIO_3p3_3	VDDA1P3_RX	VSSA	VDDA1P3_RF_VCO_LDO	VDDA1P3_RF_VCO_LDO	VDDA1P1_RF_VCO	VDDA1P3_RF_LO	VSSA	VDDA1P3_AUX_VCO_LDO	VSSA	VDDA_3P3	GPIO_3p3_9	RBIAS
D	GPIO_3p3_1	GPIO_3p3_4	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VDDA1P1_AUX_VCO	VSSA	VSSA	GPIO_3p3_8	GPIO_3p3_10
E	GPIO_3p3_2	GPIO_3p3_5	GPIO_3p3_6	VDDA1P8_BB	VDDA1P3_BB	VSSA	REF_CLK_IN+	REF_CLK_IN-	VSSA	AUX_SYNTH_OUT	AUXADC_3	VDDA1P8_AN	GPIO_3p3_7	GPIO_3p3_11
F	VSSA	VSSA	AUXADC_0	AUXADC_1	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	AUXADC_2	VSSA	VSSA	VSSA
G	VSSA	VSSA	VSSA	VSSA	VDDA1P3_CLOCK_SYNTH	VSSA	VDDA1P3_RF_SYNTH	VDDA1P3_AUX_SYNTH	RF_SYNTH_VTUNE	VSSA	VSSA	VSSA	VSSA	VSSA
H	DNC	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	GPIO_12	GPIO_11	VSSA	DNC
J	DNC	VSSA	GPIO_18	RESET	GP INTERRUPT	TEST	GPIO_2	GPIO_1	SDIO	SDO	GPIO_13	GPIO_10	VSSA	DNC
K	VSSA	VSSA	SYSREF_IN+	SYSREF_IN-	GPIO_5	GPIO_4	GPIO_3	GPIO_0	SCLK	CS	GPIO_14	GPIO_9	VSSA	VSSA
L	VSSA	VSSA	SYNCIN1-	SYNCIN1+	GPIO_6	GPIO_7	VSSD	VDDD1P3_DIG	VDDD1P3_DIG	VSSD	GPIO_15	GPIO_8	VDDA1P3_SER	VDDA1P3_SER
M	VDDA1P1_CLOCK_VCO	VSSA	SYNCIN0-	SYNCIN0+	RX1_ENABLE	VSSD	RX2_ENABLE	VSSD	VSSA	GPIO_17	GPIO_16	VDD_INTERFACE	VDDA1P3_SER	VDDA1P3_SER
N	VDDA1P3_CLOCK_VCO_LDO	VSSA	SERDOUT3-	SERDOUT3+	SERDOUT2-	SERDOUT2+	VSSA	VDDA1P3_SER	VDDA1P3_SER	VDDA1P3_SER	VDDA1P3_SER	VDDA1P3_SER	VDDA1P3_SER	VSSA
P	AUX_SYNTH_VTUNE	VSSA	VSSA	SERDOUT1-	SERDOUT1+	SERDOUT0-	SERDOUT0+	VDDA1P3_SER	VDDA1P3_SER	VSSA	VDDA1P3_SER	VDDA1P3_SER	VDDA1P3_SER	VDDA1P3_SER

ADRV9008-1

Figure 5. Pin Configuration

1668301-9000

Table 5. Pin Function Descriptions

Pin No.	Type	Mnemonic	Description
A1, A2, A3, A4, A7, A8, A11, A12, A13, A14, B2, B3, B4, B5, B6, B9, B10, B11, B12, B13, B14, C4, C9, C11, D3, D4, D5, D6, D7, D8, D9, D11, D12, E6, E9, F1, F2, F5, F6, F7, F8, F9, F10, F12, F13, F14, G1, G2, G3, G4, G6, G10, G11, G12, G13, G14, H2, H3, H4, H5, H6, H7, H8, H9, H10, H13, J2, J13, K1, K2, K13, K14, L1, L2, M2, M9, N2, N7, N14, P2, P3, P10	Input	VSSA	Analog Supply Voltage (V <sub>SS</sub> ).
A5, A6	Input	RX2_IN+, RX2_IN-	Differential Input for Receiver 1. When unused, connect these pins to ground.
A9, A10	Input	RX1_IN+, RX1_IN-	Differential Input for Receiver 2. When unused, connect these pins to ground.
B1	Input	VDDA1P3_RX_RF	Receiver Mixer Supply.
B7, B8	Input	RF_EXT_LO_I/O-, RF_EXT_LO_I/O+	Differential External LO Input/Output. If these pins are used for external LO, input frequency must be 2× the desired carrier frequency. When unused, do not connect these pins.
C1	Input/output	GPIO_3p3_0	GPIO Pin Referenced to 3.3 V Supply. The alternate function is AUXDAC_4. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or this pin can be left floating, programmed as outputs, and driven low.
C2	Input/output	GPIO_3p3_3	GPIO Pin Referenced to 3.3 V Supply. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low.
C13	Input/output	GPIO_3p3_9	GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_9. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low.
D1	Input/output	GPIO_3p3_1	GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_5. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low.
D2	Input/output	GPIO_3p3_4	GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_6. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low.
D13	Input/output	GPIO_3p3_8	GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_1. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low.

Pin No.	Type	Mnemonic	Description
D14	Input/output	GPIO_3p3_10	GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_0. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low.
E1	Input/output	GPIO_3p3_2	GPIO Pin Referenced to 3.3 V Supply. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low.
E2	Input/output	GPIO_3p3_5	GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_7. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low.
E3	Input/output	GPIO_3p3_6	GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_8. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low.
E13	Input/output	GPIO_3p3_7	GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_2. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low.
E14	Input/output	GPIO_3p3_11	GPIO Pin Referenced to 3.3 V Supply. The alternative function is AUXDAC_3. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or these pins can be left floating, programmed as outputs, and driven low.
C3	Input	VDDA1P3_RX	1.3 V Supply for Receiver Baseband Circuits, Transimpedance Amplifier (TIA), Baseband Filters, and Auxiliary DACs.
C5, C6	Input	VDDA1P3_RF_VCO_LDO	RF VCO Low Dropout (LDO) Supply Inputs. Connect Pin C5 to Pin C6. Use a separate trace to a common supply point.
C7	Input	VDDA1P1_RF_VCO	1.1 V VCO Supply. Decouple this pin with 1 $\mu$ F.
C8	Input	VDDA1P3_RF_LO	1.3 V LO Generator for RF Synthesizer. This pin is sensitive to aggressors.
C10	Input	VDDA1P3_AUX_VCO_LDO	1.3 V Supply.
C12	Input	VDDA_3P3	General-Purpose Output Pull-Up Voltage and Auxiliary DAC Supply Voltage.
C14	Input/output	RBIAS	Bias Resistor. Tie this pin to ground using a 14.3 k $\Omega$ resistor. This pin generates an internal current based on an external 1% resistor.
D10	Input	VDDA1P1_AUX_VCO	1.1 V VCO Supply. Decouple with 1 $\mu$ F.
E4	Input	VDDA1P8_BB	1.8 V Supply for the ADC and DAC.
E5	Input	VDDA1P3_BB	1.3 V Supply for ADC, DAC, and AUXADC.
E7, E8	Input	REF_CLK_IN+, REF_CLK_IN-	Device Clock Differential Input.
E10	Output	AUX_SYNTH_OUT	Auxiliary PLL Output. When unused, do not connect this pin.
E12	Input	VDDA1P8_AN	1.8 V Bias Supply for Analog Circuitry.
F3, F4, F11, E11	Input	AUXADC_0 to AUXADC_3	Auxiliary ADC Input. When unused, connect these pins to ground with a pull-down resistor, or connect directly to ground.
G5	Input	VDDA1P3_CLOCK_SYNTH	1.3 V Supply Input for Clock Synthesizer. Use a separate trace on the PCB back to a common supply point.

Pin No.	Type	Mnemonic	Description
G7	Input	VDDA1P3_RF_SYNTH	1.3 V RF Synthesizer Supply Input. This pin is sensitive to aggressors.
G8	Input	VDDA1P3_AUX_SYNTH	1.3 V Auxiliary Synthesizer Supply Input.
G9	Output	RF_SYNTH_VTUNE	RF Synthesizer VTUNE Output.
H1, J1, H14, J14	DNC	DNC	Do Not Connect These Pins.
H11	Input/ output	GPIO_12	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
H12	Input/ output	GPIO_11	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
J11	Input/ output	GPIO_13	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
J12	Input/ output	GPIO_10	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
J3	Input/ output	GPIO_18	Digital GPIO, 1.8 V to 2.5 V. The joint test action group (JTAG) function is TCLK. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
J7	Input/ output	GPIO_2	Digital GPIO, 1.8 V to 2.5 V. The user sets the JTAG function to 0. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
J8	Input/ output	GPIO_1	Digital GPIO, 1.8 V to 2.5 V. The user sets the JTAG function to 0. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
K5	Input/ output	GPIO_5	Digital GPIO, 1.8 V to 2.5 V. The JTAG function is TDO. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
K6	Input/ output	GPIO_4	Digital GPIO, 1.8 V to 2.5 V. The JTAG function is $\overline{\text{TRST}}$ . Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.

Pin No.	Type	Mnemonic	Description
K7	Input/output	GPIO_3	Digital GPIO, 1.8 V to 2.5 V. The user sets the JTAG function to 1. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
K8	Input/output	GPIO_0	Digital GPIO, 1.8 V to 2.5 V. The user sets the JTAG function to 1. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
K11	Input/output	GPIO_14	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
K12	Input/output	GPIO_9	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
L5	Input/output	GPIO_6	Digital GPIO, 1.8 V to 2.5 V. The JTAG function is TDI. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
L6	Input/output	GPIO_7	Digital GPIO, 1.8 V to 2.5 V. The JTAG function is TMS. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
L11	Input/output	GPIO_15	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
L12	Input/output	GPIO_8	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
M10	Input/output	GPIO_17	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
M11	Input/output	GPIO_16	Digital GPIO, 1.8 V to 2.5 V. Because this pin contains an input stage, the voltage on the pin must be controlled. When unused, this pin can be tied to ground through a resistor (to safeguard against misconfiguration), or it can be left floating, programmed as output, and driven low.
J10	Output	SDO	Serial Data Output. In SPI 3-Wire mode, do not connect this pin.
J4	Input	<u>RESET</u>	Active Low Chip Reset.
J5	Output	GP_INTERRUPT	General-Purpose Digital Interrupt Output Signal. When unused, do not connect this pin.
J6	Input	TEST	Pin Used for JTAG Boundary Scan. When unused, connect this pin to ground.
J9	Input/output	SDIO	Serial Data Input in 4-Wire Mode or Input/Output in 3-Wire Mode.

<b>Pin No.</b>	<b>Type</b>	<b>Mnemonic</b>	<b>Description</b>
K10	Input	$\overline{CS}$	Serial Data Bus Chip Select, Active Low.
K3, K4	Input	SYSREF_IN+, SYSREF_IN-	LVDS Input.
K9	Input	SCLK	Serial Data Bus Clock.
L13, L14, M13, M14, N8 to N12, N13, P8, P9, P11 to P14	Input	VDDA1P3_SER	1.3 V Supply for JESD204B Serializer.
L3, L4	Input	$\overline{SYNCIN1-}$ , $\overline{SYNCIN1+}$	LVDS Input. When unused, connect these pins to ground with a pull-down resistor, or connect directly to ground.
L7, L10, M6, M8	Input	VSSD	Digital V <sub>SS</sub> .
L8, L9	Input	VDDD1P3_DIG	1.3 V Digital Core. Connect Pin L8 to Pin L9. Use a separate trace to a common supply point.
M1	Input	VDDA1P1_CLOCK_VCO	1.1 V VCO Supply. Decouple this pin with 1 $\mu$ F.
M12	Input	$\overline{VDD\_INTERFACE}$	Input/Output Interface Supply, 1.8V to 2.5V.
M3, M4	Input	$\overline{SYNCIN0-}$ , $\overline{SYNCIN0+}$	JESD204B Receiver Channel 1. These pins form the sync signal associated with receiver channel data on the JESD204B interface. When unused, connect these pins to ground with a pull-down resistor, or connect directly to ground.
M5	Input	RX1_ENABLE	Receiver 1 Enable Pin. When unused, connect these pins to ground with a pull-down resistor, or connect directly to ground.
M7	Input	RX2_ENABLE	Receiver 2 Enable Pin. When unused, connect these pins to ground with a pull-down resistor, or connect directly to ground.
N1	Input	VDDA1P3_CLOCK_VCO_LDO	1.3 V. Use a separate trace to a common supply point.
N3, N4	Output	SERDOUT3-, SERDOUT3+	RF Current Mode Logic (CML) Differential Output 3. When unused, do not connect these pins.
N5, N6	Output	SERDOUT2-, SERDOUT2+	RF CML Differential Output 2. When unused, do not connect these pins.
P1	Output	AUX_SYNTH_VTUNE	Auxiliary Synthesizer VTUNE Output.
P4, P5	Output	SERDOUT1-, SERDOUT1+	RF CML Differential Output 1. When unused, do not connect these pins.
P6, P7	Output	SERDOUT0-, SERDOUT0+	RF CML Differential Output 0. When unused, do not connect these pins.



# TYPICAL PERFORMANCE CHARACTERISTICS

The temperature settings refer to the die temperature.

## 75 MHz TO 525 MHz BAND




Figure 6. Receiver LO Leakage vs. Receiver LO Frequency, LO = 75 MHz, 300 MHz, and 525 MHz, 0 dB Receiver Attenuation, 50 MHz RF Bandwidth, 61.44 MSPS Sample Rate




Figure 9. Receiver Noise Figure vs. Attenuation, LO = 525 MHz, 50 MHz Bandwidth, 61.44 MSPS Sample Rate, 1 MHz to 25 MHz Integration Bandwidth




Figure 7. Receiver Noise Figure vs. Attenuation, LO = 75 MHz, 50 MHz Bandwidth, 61.44 MSPS Sample Rate, 1 MHz to 25 MHz Integration Bandwidth




Figure 10. Receiver Noise Figure vs. Receiver LO Frequency, 0 dB Receiver Attenuation, 50 MHz RF Bandwidth, 61.44 MSPS Sample Rate,  $\pm 25$  MHz Integration Bandwidth




Figure 8. Receiver Noise Figure vs. Attenuation, 300 MHz LO, 50 MHz Bandwidth, 61.44 MSPS Sample Rate, 1 MHz to 25 MHz Integration Bandwidth




Figure 11. Receiver Noise Figure vs. Receiver Offset Frequency from LO, 200 kHz Integration Bandwidth, LO = 75 MHz




Figure 12. Receiver Noise Figure vs. Receiver Offset Frequency from LO, 200 kHz Integration Bandwidth, LO = 300 MHz




Figure 15. Receiver IIP2 vs. Attenuation, LO = 300 MHz, Tones Placed at 310 MHz and 311 MHz, -23.5 dBm Plus Attenuation




Figure 13. Receiver Noise Figure vs. Receiver Offset Frequency from LO, 200 kHz Integration Bandwidth, LO = 525 MHz




Figure 16. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, LO = 75 MHz, 10 Tone pairs, -23.5 dBm Each




Figure 14. Receiver IIP2 vs. Attenuation, LO = 75 MHz, Tones Placed at 82.5 MHz and 83.5 MHz, -23.5 dBm Plus Attenuation




Figure 17. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, LO = 300 MHz, 10 Tone pairs, -23.5 dBm Each




Figure 18. Receiver IIP2 vs. Receiver Attenuation, LO = 75 MHz, Tones Placed at 77 MHz and 97 MHz, -23.5 dBm Plus Attenuation




Figure 21. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO = 300 MHz, Tone 1 = Tone 2 + 1 MHz, -21 dBm Each, Swept Across Pass Band




Figure 19. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, LO = 75 MHz, Tone 1 = 77 MHz, Tone 2 Swept, -23.5 dBm Each




Figure 22. Receiver IIP3 vs. Attenuation, 300 MHz LO, Tone 1 = 302 MHz, Tone 2 = 322 MHz, -19 dBm Plus Attenuation




Figure 20. Receiver IIP3 vs. Attenuation, 300 MHz LO, Tone 1 = 325 MHz, Tone 2 = 326 MHz, -21 dBm Plus Attenuation




Figure 23. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, 300 MHz LO, Tone 1 = 302 MHz, Tone 2 Swept Across Pass Band, -19 dBm Each




Figure 24. Receiver Image vs. Baseband Frequency Offset, 0 dB Attenuation, 50 MHz RF Bandwidth, Tracking Calibration Active, 61.44 MSPS Sample Rate, LO = 75 MHz




Figure 27. Receiver Image vs. Attenuator Setting, 25 MHz RF Bandwidth, Tracking Calibration Active, 61.44 MSPS Sample Rate, LO = 75 MHz, Baseband Frequency = 25 MHz




Figure 25. Receiver Image vs. Baseband Frequency Offset, 0 dB Attenuation, 50 MHz RF Bandwidth, Tracking Calibration Active, 61.44 MSPS Sample Rate, LO = 300 MHz




Figure 28. Receiver Image vs. Attenuator Setting, 25 MHz RF Bandwidth, Tracking Calibration Active, 61.44 MSPS Sample Rate, LO = 325 MHz, Baseband Frequency = 25 MHz




Figure 26. Receiver Image vs. Baseband Frequency Offset, 0 dB Attenuation, 50 MHz RF Bandwidth, Tracking Calibration Active, 61.44 MSPS Sample Rate, LO = 525 MHz




Figure 29. Receiver Gain vs. Attenuator Setting, 50 MHz RF Bandwidth, 61.44 MSPS Sample Rate, LO = 75 MHz




Figure 30. Receiver Gain vs. Attenuator Setting, 50 MHz RF Bandwidth, 61.44 MSPS Sample Rate, LO = 325 MHz




Figure 33. Receiver Gain Step Error vs. Receiver Attenuator Setting, LO = 75 MHz




Figure 31. Receiver Gain vs. Attenuator Setting, 50 MHz RF Bandwidth, 61.44 MSPS Sample Rate, LO = 525 MHz




Figure 34. Receiver Gain Step Error vs. Receiver Attenuator Setting, LO = 325 MHz




Figure 32. Receiver Gain vs. LO Frequency, 50 MHz RF Bandwidth, 61.44 MSPS Sample Rate




Figure 35. Receiver Gain Step Error vs. Receiver Attenuator Setting, LO = 525 MHz




Figure 36. Normalized Receiver Baseband Flatness vs. Baseband Offset Frequency, LO = 75 MHz




Figure 39. Receiver DC Offset vs. Receiver Attenuator Setting, LO = 525 MHz




Figure 37. Receiver DC Offset vs. Receiver LO Frequency




Figure 40. Receiver HD2 Left vs. Baseband Frequency Offset and Attenuation. Tone Level -21 dBm at Attenuation = 0. X-Axis is Baseband Frequency Offset of Fundamental Tone, Not Frequency of HD2 Product (HD2 Product is 2x Baseband Frequency). HD2 Canceller Disabled. LO = 75 MHz.




Figure 38. Receiver DC Offset vs. Receiver Attenuator Setting, LO = 75 MHz




Figure 41. Receiver HD2 Left vs. Baseband Frequency Offset and Attenuation. Tone Level -21 dBm at Attenuation = 0. X-Axis is Baseband Frequency Offset of Fundamental Tone, Not Frequency of HD2 Product (HD2 Product is 2x Baseband Frequency). HD2 Canceller Disabled. LO = 300 MHz.




Figure 42. Receiver HD2 Left vs. Baseband Frequency Offset and Attenuation. Tone Level  $-21$  dBm at Attenuation = 0. X-Axis = Baseband Frequency Offset of Fundamental Tone and Not Frequency of HD2 Product (HD2 Product =  $2 \times$  Baseband Frequency). HD2 Canceller Disabled, LO = 525 MHz.




Figure 45. Receiver HD3 Left and Right vs. Frequency Offset from LO and Attenuation, Tone Level  $-17$  dBm at Attenuation = 0, LO = 525 MHz




Figure 43. Receiver HD3 Left and Right vs. Frequency Offset from LO and Attenuation, Tone Level  $-16$  dBm at Attenuation = 0, LO = 75 MHz




Figure 46. Error Vector Magnitude (EVM) vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO = 75 MHz, Default AGC Settings




Figure 44. Receiver HD3 Left and Right vs. Frequency Offset from LO and Attenuation, Tone Level  $-17$  dBm at Attenuation = 0, LO = 300 MHz




Figure 47. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO = 300 MHz, Default AGC Settings




Figure 48. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO = 525 MHz, Default AGC Settings




Figure 51. LO Phase Noise vs. Frequency Offset, LO = 300 MHz, RMS Phase Error Integrated from 2 kHz to 18 MHz, PLL Loop Bandwidth = 300 kHz




Figure 49. Receiver to Receiver Isolation vs. LO Frequency, 10 MHz Baseband Frequency




Figure 52. LO Phase Noise vs. Frequency Offset, LO = 525 MHz, RMS Phase Error Integrated from 2 kHz to 18 MHz, PLL Loop Bandwidth = 300 kHz




Figure 50. LO Phase Noise vs. Frequency Offset, LO = 75 MHz, RMS Phase Error Integrated from 2 kHz to 18 MHz, PLL Loop Bandwidth = 300 kHz



650 MHz TO 3000 MHz BAND




Figure 53. Receiver Matching Circuit Path Loss vs. LO Frequency, Used for Deembedding Performance Data




Figure 56. Receiver Noise Figure vs. Attenuation, 1850 MHz LO, 200 MHz Bandwidth, 245.76 MSPS Sample Rate, 500 kHz to 100 MHz Integration Bandwidth




Figure 54. Receiver LO Leakage vs. Receiver LO Frequency, 0 dB Receiver Attenuation, 200 MHz RF Bandwidth, 245.76 MSPS Sample Rate




Figure 57. Receiver Noise Figure vs. Attenuation, 2850 MHz LO, 200 MHz Bandwidth, 245.76 MSPS Sample Rate, 500 kHz to 100 MHz Integration Bandwidth




Figure 55. Receiver Noise Figure vs. Attenuation, 650 MHz LO, 200 MHz Bandwidth, 245.76 MSPS Sample Rate, 500 kHz to 100 MHz Integration Bandwidth




Figure 58. Receiver Noise Figure vs. Receiver LO Frequency, 0 dB Receiver Attenuation, 200 MHz RF Bandwidth, 245.76 MSPS Sample Rate, ±100 MHz Integration Bandwidth




Figure 59. Receiver Noise Figure vs. Receiver Offset Frequency from LO, 200 kHz Integration Bandwidth, LO = 650 MHz




Figure 62. Receiver Noise Figure vs. Continuous Wave Out of Band Blocker Level, LO = 1685 MHz, Blocker = 2085 MHz




Figure 60. Receiver Noise Figure vs. Receiver Offset Frequency from LO, 200 kHz Integration Bandwidth, LO = 1850 MHz




Figure 63. Receiver IIP2 vs. Attenuation, LO = 1800 MHz, Tones Placed at 1845 MHz and 1846 MHz, -21 dBm Each at Attenuation = 0




Figure 61. Receiver Noise Figure vs. Receiver Offset Frequency from LO, 200 kHz Integration Bandwidth, LO = 2850 MHz




Figure 64. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, LO = 800 MHz, Six Tone Pairs, -21 dBm Each




Figure 65. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, LO = 1800 MHz, Six Tone Pairs, -21 dBm Each




Figure 68. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, LO = 800 MHz, Tone 1 = 802 MHz, Tone 2 Swept Across Pass Band, -21 dBm Each




Figure 66. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, LO = 2900 MHz, Six Tone Pairs, -21 dBm Each




Figure 69. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, LO = 1800 MHz, Tone 1 = 1802 MHz, Tone 2 Swept Across Pass Band, -21 dBm Each




Figure 67. Receiver IIP2 vs. Receiver Attenuation, LO = 1800 MHz, Tone 1 = 1802 MHz and Tone 2 = 1892 MHz, -21 dBm Each at Attenuation = 0




Figure 70. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Receiver Attenuation, LO = 2900 MHz, Tone 1 = 2902 MHz, Tone 2 Swept Across Pass Band, -21 dBm Each




Figure 71. Receiver IIP3 vs. Attenuation, LO = 1800 MHz, Tone 1 = 1890 MHz, Tone 2 = 1891 MHz, -21 dBm Each at Attenuation = 0




Figure 74. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO = 2900 MHz, Tone 2 = Tone 1 + 1 MHz, -21 dBm Each, Swept Across Pass Band




Figure 72. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO = 800 MHz, Tone 2 = Tone 1 + 1 MHz, -21 dBm Each, Swept Across Pass Band




Figure 75. Receiver IIP3 vs. Receiver Attenuation, LO = 1800 MHz, Tone 1 = 1802 MHz, Tone 2 = 1892 MHz, -21 dBm Each at Attenuation = 0




Figure 73. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO = 1800 MHz, Tone 2 = Tone 1 + 1 MHz, -21 dBm Each, Swept Across Pass Band




Figure 76. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO = 800 MHz, Tone 1 = 802 MHz, Tone 2 Swept Across Pass Band, -21 dBm Each




Figure 77. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO = 1800 MHz, Tone 1 = 1802 MHz, Tone 2 Swept Across Pass Band, -21 dBm Each




Figure 80. Receiver Image vs. Baseband Frequency Offset, 0 dB Attenuation, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO = 1850 MHz




Figure 78. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO = 2900 MHz, Tone 1 = 2902 MHz, Tone 2 Swept Across Pass Band, -21 dBm Each




Figure 81. Receiver Image vs. Baseband Frequency Offset, 0 dB Attenuation, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO = 2850 MHz




Figure 79. Receiver Image vs. Baseband Frequency Offset, 0 dB Attenuation, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO = 650 MHz




Figure 82. Receiver Image vs. Attenuator Setting, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO = 1850 MHz




Figure 83. Receiver Gain vs. Attenuation, 20 MHz RF Bandwidth, 245.76 MSPS Sample Rate, LO = 1850 MHz




Figure 86. Normalized Receiver Baseband Flatness vs. Receiver Attenuator Setting, LO = 2600 MHz




Figure 84. Receiver Gain vs. LO Frequency, 20 MHz RF Bandwidth, 245.76 MSPS Sample Rate




Figure 87. Receiver DC Offset vs. Receiver LO Frequency




Figure 85. Receiver Gain Step Error vs. Receiver Attenuator Setting




Figure 88. Receiver DC Offset vs. Receiver Attenuator Setting, LO = 1850 MHz




Figure 89. Receiver HD2, Left vs. Baseband Frequency Offset, Tone Level = -15 dBm at Attenuation = 0, HD2 Correction Configured for Low-Side Optimization, X-Axis = Baseband Frequency Offset of Fundamental Tone and Not the Frequency of the HD2 Product (HD2 Product = 2x Baseband Frequency), LO = 650 MHz




Figure 92. Receiver HD3, Left and Right vs. Frequency Offset from LO, Tone Level = -15 dBm at Attenuation = 0, LO = 650 MHz




Figure 90. Receiver HD2, Left vs. Baseband Frequency Offset and Attenuation, Tone Level = -15 dBm at Attenuation = 0, HD2 Correction Configured for Low-Side Optimization, X-Axis = Baseband Frequency Offset of the Fundamental Tone and Not the Frequency of the HD2 Product (HD2 Product = 2x the Baseband Frequency), LO = 1850 MHz




Figure 93. Receiver HD3, Left and Right vs. Frequency Offset from LO, Tone Level = -15 dBm at Attenuation = 0, LO = 1850 MHz




Figure 91. Receiver HD2, Left vs. Baseband Frequency Offset and Attenuation, Tone Level = -15 dBm at Attenuation = 0, HD2 Correction Configured for Low-Side Optimization, X-Axis = Baseband Frequency Offset of the Fundamental Tone and Not the Frequency of the HD2 Product (HD2 Product = 2x the Baseband Frequency), LO = 2850 MHz




Figure 94. Receiver HD3, Left and Right vs. Frequency Offset from LO, Tone Level = -15 dBm at Attenuation = 0, LO = 2850 MHz




Figure 95. Receiver HD3, Left and Right, Baseband Tone Held Constant, Tone Level Increased 1 for 1 as Attenuator is Swept from 0 dB to 30 dB, HD3 Right (High Side), Tone on Same Side as HD3 Product; HD3 Left (Low Side), Tone on Opposite Side of HD3 Product; CW Signal, LO = 1850 MHz; Temperature = -40°C, +25°C, and +110°C; Tone Level = -15 dBm at Attenuation = 0




Figure 98. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO = 2700 MHz




Figure 96. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO = 600 MHz




Figure 99. Receiver to Receiver Isolation (dB) vs. LO Frequency (MHz)




Figure 97. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO = 1800 MHz




Figure 100. LO Phase Noise vs. Frequency Offset, LO = 1900 MHz. RMS Phase Error Integrated from 2 kHz to 18 MHz, Spectrum Analyzer Limits Far Out Noise



3400 MHz TO 4800 MHz BAND




Figure 101. Receiver Off Chip Matching Circuit Path Loss vs. LO Frequency (Simulation), Used for Deembedding Performance Data




Figure 104. Receiver Noise Figure vs. Attenuation, LO = 4600 MHz, 200 MHz Bandwidth, 245.76 MSPS Sample Rate, 500 kHz to 100 MHz Integration Bandwidth




Figure 102. Receiver LO Leakage from 3600 MHz to 4600 MHz, 0 dB Receiver Attenuation, 200 MHz RF Bandwidth, 245.76 MSPS Sample Rate




Figure 105. Receiver IIP2 vs. Attenuation, LO = 3600 MHz, Tones Placed at 3645 MHz and 3646 MHz, -21 dBm Plus Attenuation




Figure 103. Receiver Noise Figure vs. Attenuation, LO = 3600 MHz, 200 MHz Bandwidth, 245.76 MSPS Sample Rate, 500 kHz to 100 MHz Integration Bandwidth




Figure 106. Receiver IIP2 vs. Attenuation, LO = 4600 MHz, Tones Placed at 4645 MHz and 4646 MHz, -21 dBm Plus Attenuation




Figure 107. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Attenuation, LO = 3600 MHz, Six Tone Pairs, -21 dBm Plus Attenuation Each




Figure 108. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Attenuation, LO = 4600 MHz, Six Tone Pairs, -21 dBm Each




Figure 109. Receiver IIP2 vs. Receiver Attenuation, LO = 3600 MHz, Tone 1 = 4602 MHz and Tone 2 = 4692 MHz, -21 dBm Plus Attenuation




Figure 110. Receiver IIP2 vs. Receiver Attenuation, LO = 4600 MHz, Tones Placed at 4602 MHz and 4692 MHz, -21 dBm Plus Attenuation




Figure 111. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Attenuation, LO = 3600 MHz, Tone 1 = 3602 MHz, Tone 2 Swept Across Pass Band, -21 dBm Each




Figure 112. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Attenuation, LO = 4600 MHz, Tone 1 = 4602 MHz, Tone 2 Swept Across Pass Band, -21 dBm Each




Figure 113. Receiver IIP3 vs. Attenuation, LO = 3600 MHz, Tone 1 = 3695 MHz, Tone 2 = 3696 MHz, -21 dBm Plus Attenuation




Figure 116. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO = 4600 MHz, Tone 2 = Tone 1 + 1 MHz, -21 dBm Each, Swept Across Pass Band




Figure 114. Receiver IIP3 vs. Attenuation, LO = 4600 MHz, Tone 1 = 4695 MHz, Tone 2 = 4696 MHz, -21 dBm Plus Attenuation




Figure 117. Receiver IIP3 vs. Attenuation, LO = 3600 MHz, Tone 1 = 3602 MHz, Tone 2 = 3692 MHz, -21 dBm Plus Attenuation




Figure 115. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO = 3600 MHz, Tone 1 = 4695 MHz, Tone 2 = 4696 MHz, -21 dBm Each, Swept Across Pass Band




Figure 118. Receiver IIP3 vs. Attenuation, LO = 4600 MHz, Tone 1 = 4602 MHz, Tone 2 = 4692 MHz, -21 dBm Plus Attenuation




Figure 119. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO = 3600 MHz, Tone 1 = 3602 MHz, Tone 2 Swept Across Pass Band, -21 dBm Each




Figure 122. Receiver Image vs. Baseband Frequency Offset, 0 dB Attenuation, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO = 4600 MHz




Figure 120. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO = 4600 MHz, Tone 1 = 4602 MHz, Tone 2 Swept Across Pass Band, -21 dBm Each




Figure 123. Receiver Image vs. Attenuator Setting, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO = 3600 MHz, Baseband Frequency = 10 MHz




Figure 121. Receiver Image vs. Baseband Frequency Offset, 0 dB Attenuation, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO = 3600 MHz




Figure 124. Receiver Image vs. Attenuator Setting, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO = 4600 MHz, Baseband Frequency = 10 MHz




Figure 125. Receiver Gain vs. Attenuator Setting, 20 MHz RF Bandwidth, 245.76 MSPS Sample Rate, LO = 3600 MHz




Figure 128. Receiver Gain Step Error vs. Receiver Attenuator Setting, LO = 3600 MHz




Figure 126. Receiver Gain vs. Attenuator Setting, 20 MHz RF Bandwidth, 245.76 MSPS Sample Rate, LO = 4600 MHz




Figure 129. Receiver Gain Step Error vs. Receiver Attenuator Setting, LO = 4600 MHz




Figure 127. Receiver Gain vs. LO Frequency, 200 MHz RF Bandwidth, 245.76 MSPS Sample Rate




Figure 130. Receiver DC Offset vs. Receiver LO Frequency




Figure 131. Receiver DC Offset vs. Receiver Attenuator Setting, LO = 3600 MHz




Figure 134. Receiver HD2, Left vs. Baseband Frequency Offset and Attenuation. Tone Level = -15 dBm at Attenuation = 0, X-Axis = Baseband Frequency Offset of the Fundamental Tone, Not the Frequency of the HD2 Product (HD2 Product = 2x the Baseband Frequency), HD2 Canceller Disabled, LO = 4600 MHz




Figure 132. Receiver DC Offset vs. Receiver Attenuator Setting, LO = 4600 MHz




Figure 135. Receiver HD3, Left and Right vs. Attenuation, Tone Level = -15 dBm at Attenuation = 0. LO = 3600 MHz




Figure 133. Receiver HD2, Left vs. Attenuation. Tone Level = -15 dBm at Attenuation = 0, X-Axis = Baseband Frequency Offset of the Fundamental Tone, Not the Frequency of the HD2 Product (HD2 Product = 2x the Baseband Frequency), HD2 Canceller Disabled. LO = 3600 MHz




Figure 136. Receiver HD3, Left and Right vs. Attenuation, Tone Level = -15 dBm at Attenuation = 0, LO = 4600 MHz




Figure 137. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO = 3600 MHz, Default AGC Settings




Figure 139. Receiver to Receiver Isolation vs. LO Frequency




Figure 138. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO = 4600 MHz, Default AGC Settings




Figure 140. LO Phase Noise vs. Frequency Offset, LO = 3800 MHz, RMS Phase Error Integrated from 2 kHz to 18 MHz, PLL Loop Bandwidth = 300 kHz, Spectrum Analyzer Limits Far Out Noise

5100 MHz TO 5900 MHz BAND




Figure 141. Receiver Path Loss vs. LO Frequency (Simulation), Used for Deembedding Performance Data




Figure 142. Receiver LO Leakage 5200 MHz, 5500 MHz, and 5800 MHz, 0 dB Receiver Attenuation, 200 MHz RF Bandwidth, 245.76 MSPS Sample Rate




Figure 143. Receiver IIP2 vs. Attenuation, LO = 5800 MHz, Tones Placed at 5845 MHz and 5846 MHz, -21 dBm Plus Attenuation




Figure 144. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Attenuation, LO = 5800 MHz, Six Tone Pairs, -21 dBm Plus Attenuation Each




Figure 145. Receiver IIP2 vs. Attenuation, LO = 5800 MHz, Tone 1 = 5802 MHz and Tone 2 = 5892 MHz, -21 dBm Plus Attenuation




Figure 146. Receiver IIP2 Sum and Difference Across Bandwidth, 0 dB Attenuation, LO = 5800 MHz, Tone 1 = 5802 MHz, Tone 2 Swept Across Pass Band, -21 dBm Each






Figure 147. Receiver IIP3 vs. Attenuation, LO = 5800 MHz, Tone 1 = 5895 MHz, Tone 2 = 5896 MHz, -21 dBm Plus Attenuation




Figure 150. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO = 5800 MHz, Tone 1 = 5802 MHz, Tone 2 Swept Across Pass Band, -21 dBm Each




Figure 148. Receiver IIP3 Across Bandwidth, 0 dB Receiver Attenuation, LO = 5800 MHz, Tone 2 = Tone 1 + 1 MHz, -21 dBm Each, Swept Across Pass Band




Figure 151. Receiver Image vs. Baseband Frequency Offset, 0 dB Attenuation, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO = 5200 MHz




Figure 149. Receiver IIP3 vs. Attenuation, LO = 5800 MHz, Tone 1 = 5802 MHz, Tone 2 = 5892 MHz, -21 dBm Plus Attenuation




Figure 152. Receiver Image vs. Baseband Frequency Offset, 0 dB Attenuation, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO = 5900 MHz




Figure 153. Receiver Image vs. Attenuator Setting, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO = 5200 MHz, Baseband Frequency = 10 MHz




Figure 156. Receiver Gain Step Error vs. Receiver Attenuator Setting, LO = 5600 MHz




Figure 154. Receiver Image vs. Attenuator Setting, 200 MHz RF Bandwidth, Tracking Calibration Active, 245.76 MSPS Sample Rate, LO = 5900 MHz, Baseband Frequency = 10 MHz




Figure 157. Receiver Gain Step Error vs. Receiver Attenuator Setting, LO = 6000 MHz




Figure 155. Receiver Gain Step Error vs. Receiver Attenuator Setting, LO = 5200 MHz




Figure 158. Normalized Receiver Baseband Flatness vs. Receiver Attenuator Setting




Figure 159. Receiver HD2 Left vs. Baseband Frequency Offset. Tone Level = -15 dBm at Attenuation = 0. X-Axis is the Baseband Frequency Offset of the Fundamental Tone, Not the Frequency of the HD2 Product (the HD2 Product is 2x the Baseband Frequency). HD2 Canceller Disabled. LO = 5200 MHz.




Figure 162. Receiver HD3, Left and Right vs. Frequency Offset from LO, Tone Level = -15 dBm at Attenuation = 0, LO = 5900 MHz




Figure 160. Receiver HD2, Left vs. Baseband Frequency Offset. Tone Level = -15 dBm at Attenuation = 0. X-Axis is the Baseband Frequency Offset of the Fundamental Tone, Not the Frequency of the HD2 Product (the HD2 Product is 2x the Baseband Frequency). HD2 Canceller Disabled. LO = 5900 MHz




Figure 163. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO = 5200 MHz, Default AGC Settings




Figure 161. Receiver HD3, Left and Right vs. Frequency Offset from LO, Tone Level = -15 dBm at Attenuation = 0, LO = 5200 MHz




Figure 164. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO = 5500 MHz, Default AGC Settings




Figure 165. EVM vs. LTE 20 MHz RF Input Power, LTE 20 MHz RF Signal, LO = 5800 MHz, Default AGC Settings




Figure 167. LO Phase Noise vs. Frequency Offset, LO = 5900 MHz, RMS Phase Error Integrated from 2 kHz to 18 MHz, PLL Loop Bandwidth > 300 kHz, Spectrum Analyzer Limits Far Out Noise




Figure 166. Receiver to Receiver Isolation vs. LO Frequency

16499-306


1650-308

1650-307

RECEIVER INPUT IMPEDANCE

RX PORT SIMULATED IMPEDANCE: SEDZ

<b>M15</b> FREQ = 100.0MHz S (1,1) = 0.390 / -1.819 IMPEDANCE = 113.933 - j3.331
<b>M16</b> FREQ = 300.0MHz S (1,1) = 0.390 / -5.495 IMPEDANCE = 112.803 - j9.931
<b>M17</b> FREQ = 500.0MHz S (1,1) = 0.388 / -9.198 IMPEDANCE = 110.398 - j16.107
<b>M18</b> FREQ = 1.000GHz S (1,1) = 0.377 / -18.643 IMPEDANCE = 100.377 - j28.250
<b>M19</b> FREQ = 2.000GHz S (1,1) = 0.336 / -39.123 IMPEDANCE = 74.966 - j35.800



<b>M20</b> FREQ = 3.000GHz S (1,1) = 0.267 / -64.650 IMPEDANCE = 55.102 - j28.685
<b>M21</b> FREQ = 4.000GHz S (1,1) = 0.186 / -104.336 IMPEDANCE = 42.821 - j16.026
<b>M22</b> FREQ = 5.000GHz S (1,1) = 0.164 / -173.106 IMPEDANCE = 35.977 - j1.455
<b>M23</b> FREQ = 6.000GHz S (1,1) = 0.266 / 130.063 IMPEDANCE = 32.890 + j14.399

Figure 168. Receiver Input Impedance, Series Equivalent Differential Impedance (SEDZ)

16820-004

## TERMINOLOGY

### Large Signal Bandwidth

Large signal bandwidth, otherwise known as instantaneous bandwidth or signal bandwidth, is the bandwidth over which there are large signals. For example, for Band 42 LTE, the large signal bandwidth is 200 MHz.

### Occupied Bandwidth

Occupied bandwidth is the total bandwidth of the active signals. For example, three 20 MHz carriers have a 60 MHz occupied bandwidth, regardless of the placement of the carriers within the large signal bandwidth.

### Backoff

Backoff is the difference (in dB) between full-scale signal power and the rms signal power.

### $P_{\text{HIGH}}$

$P_{\text{HIGH}}$  is the largest signal that can be applied without overloading the ADC for the receiver input. This input level results in slightly less than full scale at the digital output because of the nature of the continuous-time,  $\Sigma$ - $\Delta$  ADCs, which exhibit a soft overload in contrast to the hard clipping of pipeline ADCs, for example.

## THEORY OF OPERATION

The ADRV9008-1 is a highly integrated, RF, agile, receiver subsystem capable of configuration for a wide range of applications. The device integrates all RF, mixed-signal, and digital blocks necessary to provide all receiver functions in a single device. Programmability allows the transmitter to be adapted for use in many TDD and 3G/4G cellular standards. The ADRV9008-1 contains two high speed links each for the receiver chain. These links are JESD204B, Subclass 1 compliant.

The ADRV9008-1 also provides tracking correction of dc offset QEC errors to maintain high performance under varying temperatures and input signal conditions. The device also includes test modes that allow system designers to debug designs during prototyping and optimize radio configurations.

### RECEIVER

The ADRV9008-1 receiver contains all the blocks necessary to receive RF signals and convert them to digital data used by a BBP. Each receiver can be configured as a direct conversion system that supports up to a 200 MHz bandwidth. Each receiver contains a programmable attenuator stage and matched I and Q mixers that downconvert received signals to baseband for digitization.

Gain control can be achieved by using the on-chip AGC or by allowing the BBP to make gain adjustments in a manual gain control mode. Performance is optimized by mapping each gain control setting to specific attenuation levels at each adjustable gain block in the receiver signal path. Additionally, each channel contains independent receive signal strength indicator (RSSI) measurement capability, dc offset tracking, and all circuitry necessary for self calibration.

The receivers include ADCs and adjustable sample rates that produce data streams from the received signals. The signals can be conditioned further by a series of decimation filters and a programmable FIR filter with additional decimation settings. The sample rate of each digital filter block is adjustable by changing decimation factors to produce the desired output data rate.

### CLOCK INPUT

The ADRV9008-1 requires a differential clock connected to the REF\_CLK\_IN\_x pins. The frequency of the clock input must be between 10 MHz and 1000 MHz, and the frequency must have low phase noise because this signal generates the RF LO and internal sampling clocks.

### SYNTHESIZERS

#### RF PLL

The ADRV9008-1 contains a fractional-N PLL to generate the RF LO for the signal paths. The PLL incorporates an internal VCO and loop filter, requiring no external components. The LOs on multiple chips can be phase synchronized to support active antenna systems and beam forming applications.

#### Clock PLL

The ADRV9008-1 contains a PLL synthesizer that generates all the baseband related clock signals and serialization/deserialization (SERDES) clocks. This PLL is programmed based on the data rate and sample rate requirements of the system.

#### SPI

The ADRV9008-1 uses an SPI interface to communicate with the BBP. This interface can be configured as a 4-wire interface with a dedicated receiver port and transmitter port. The interface can also be configured as a 3-wire interface with a bidirectional data communications port. This bus allows the BBP to set all device control parameters using a simple address data serial bus protocol.

Write commands follow a 24-bit format. The first five bits set the bus direction and the number of bytes to transfer. The next 11 bits set the address where the data is written. The final eight bits are the data transferred to the specific register address.

Read commands follow a similar format with the exception that the first 16 bits are transferred on the SDIO pin and the final eight bits are read from the ADRV9008-1, either on the SDO pin in 4-wire mode or on the SDIO pin in 3-wire mode.

#### JTAG BOUNDARY SCAN

The ADRV9008-1 provides support for the JTAG boundary scan. There are five dual-function pins associated with the JTAG interface. These pins, listed in Figure 5, are used to access the on-chip test access port. To enable the JTAG functionality, set the GPIO\_3 pin through the GPIO\_0 pin to 1001 and pull the TEST pin high.

#### POWER SUPPLY SEQUENCE

The ADRV9008-1 requires a specific power-up sequence to avoid undesired power-up currents. In the optimal power-up sequence, the VDDD1P3\_DIG supply and the VDDA1P3\_x supply (VDDA1P3\_x includes all 1.3 V domains) power up together first. If these supplies cannot be brought up simultaneously, then the VDDD1P3\_DIG supply must come up first. Bring up the VDDA\_3P3 supply, the VDDA1P8\_x supply, the VDDA1P3\_DES supply, and the VDDA1P3\_SER supply after bringing up the 1.3 V supplies. The VDD\_INTERFACE supply can be brought up at any time. No device damage occurs if this sequence is not followed, but failing to follow this sequence may result in higher than expected power-up currents. Toggle the RESET signal after power stabilizes, prior to configuration. The power-down sequence is not critical. If a power-down sequence is followed, remove the VDDD1P3\_DIG supply last to avoid any back biasing of the digital control lines.

**GPIO\_x PINS**

The ADRV9008-1 provides nineteen 1.8 V to 2.5 V GPIO signals that can be configured for numerous functions. When configured as outputs, certain pins can provide real-time signal information to the BBP, allowing the BBP to determine receiver performance. A pointer register selects the information that is output to these pins. Signals used for manual gain mode, calibration flags, state machine states, and various receiver parameters are among the outputs that can be monitored on these pins. Additionally, certain pins can be configured as inputs and used for various functions, such as setting the receiver gain in real time.

Twelve 3.3 V GPIO\_x pins are also included on the device. These pins provide control signals to external components.

**AUXILIARY CONVERTERS**

**AUXADC\_x**

The ADRV9008-1 contains an auxiliary ADC that is multiplexed to four input pins (AUXADC\_x). The auxiliary ADC is 12 bits with an input voltage range of 0.05 V to VDDA\_3P3 – 0.05 V. When

enabled, the auxiliary ADC is free running. The SPI reads provide the last value latched at the ADC output. The auxiliary ADC can also be multiplexed to a built in, diode-based temperature sensor.

**AUXDAC\_x**

The ADRV9008-1 contains 10 identical auxiliary DACs (AUXDAC\_x) that can be used for bias or other system functionality. The auxiliary DACs are 10 bits, have an output voltage range of approximately 0.7 V to VDDA\_3P3 – 0.3 V, and have a current drive of 10 mA.

**JESD204B DATA INTERFACE**

The digital data interface for the ADRV9008-1 uses JEDEC JESD204B Subclass 1. The serial interface operates at speeds of up to 12.288 Gbps. The benefits of the JESD204B interface include a reduction in required board area for data interface routing, resulting in smaller total system size. Four high speed serial lanes are provided for the receiver. The ADRV9008-1 supports single-lane and dual-lane interfaces and supports fixed and floating point data formats for receiver.

Table 6. Example Receiver Interface Rates (Other Output Rates, Bandwidths, and JESD204B Lanes Also Supported)

Bandwidth (MHz)	Output Rate (MSPS)	Single-Channel Operation		Dual-Channel Operation	
		JESD204B Lane Rate (Mbps)	JESD204B Number of Lanes	JESD204B Lane Rate (Mbps)	JESD204B Number of Lanes
80	122.88	4915.2	1	9830.4	1
100	153.6	6144	1	12288	1
100	245.76	9830.4	1	9830.4	2
200	245.76	9830.4	1	9830.4	2
200	245.76	4915.2	2	4915.2	4




Figure 169. Receiver Datapath Filter Implementation



# APPLICATIONS INFORMATION

## PCB LAYOUT AND POWER SUPPLY RECOMMENDATIONS

### Overview

The ADRV9008-1 is a highly integrated, RF, agile receiver with significant signal conditioning integrated onto one chip. Due to the increased complexity of the device and its high pin count, careful printed circuit board (PCB) layout is important to achieve optimal performance. This data sheet provides a checklist of issues to look for and guidelines on how to optimize the PCB to mitigate performance issues. The goal of this data sheet is to help achieve optimal performance of the ADRV9008-1 while reducing board layout effort. This document assumes that the reader is an experienced analog and RF engineer who understands RF PCB layout and has an understanding of RF transmission lines. This data sheet discusses the following issues and provides guidelines for system designers to achieve optimal performance of the ADRV9008-1:

- PCB material and stack up selection
- Fanout and trace space layout guidelines
- Components placement and routing guidelines
- RF and JESD204B transmission line layout
- Isolation techniques used on the ADRV9008-1 customer card
- Power management considerations
- Unused pin instructions

## PCB MATERIAL AND STACKUP SELECTION

Figure 170 shows the PCB stackup used for the ADRV9008-1 customer evaluation boards. Table 7 and Table 8 list the single-ended and differential impedance for the stackup shown in Figure 170. The dielectric material used on the top and the bottom layers is 8 mil Rogers 4350B. The remaining dielectric layers are FR4-370 HR. The board design uses the Rogers laminate for the top and the bottom layers for its low loss tangent at high frequencies. The ground planes under the Rogers laminate (Layer 2 and Layer 13) are the reference planes for the transmission lines routed on the outer surfaces. These layers are solid copper planes without any splits under the RF traces. Layer 2 and Layer 13 are crucial to maintaining the RF signal integrity and, ultimately, ADRV9008-1 performance. Layer 3 and Layer 12 are used to route power supply domains. To keep the RF section of the ADRV9008-1 isolated from the fast transients of the digital section, the JESD204B interface lines are routed on Layer 5 and Layer 10. Those layers have impedance control set to a 100 Ω differential. The remaining digital lines from ADRV9008-1 are routed on inner Layer 7 and inner Layer 8. RF traces on the outer layers need to be a controlled impedance for optimal performance of the device. 0.5 ounce copper or 1 ounce copper is used for the inner layers in this board. The outer layers use 1.5 ounce copper so that the RF traces are less prone to peeling. Ground planes on this board are full copper floods with no splits except for vias, through-hole components, and isolation structures. The ground planes must route entirely to the edge of the PCB under the surface-mount type A (SMA) connectors to maintain signal launch integrity. Power planes can be pulled back from the board edge to decrease the risk of shorting from the board edge.

Material: Rogers 4003C / 370 HR  
 Overall Board Thickness: .087 +/-10%  
 Er (Dielectric Constant): 4003C .008 (DK=3.9) / 370 HR(DK=4.1)

Laminations	Glass Style	Layer	Dielectric	Board Cu %	Starting Copper oz	Finished Copper oz	Single Ended Impedance	Designed Trace Single Ended	Finished Trace Single Ended	Calculated Impedance	SE Ref. Layers	Differential Impedance	Designed Trace/Gap Differential	Finished Trace/Gap Differential	Calculated Impedance	Diff Ref. Layers	
Final	Rogers 4003C	1	.008		.5	1.71	50Ω +/-10%	.0155	.0135	49.97	2	100Ω +/-10% 50Ω +/-10%	.008 / .006 .032 / .004	.007 / .007 .0304 / .0056	99.55 50.11	2 2	
		2	Plane	65%	1	1											
		3	Plane	50%	.5	1											
		4	Plane	65%	1	1											
		5	Sig/Pln	50%	.5	.5	50Ω +/-10%	.0045	.0042	49.79	4,6	100Ω +/-10%	.0036 / .0064	.0035 / .0065	99.95	4,6	
		6	Plane	65%	1	1											
		7	Sig/Pln	50%	.5	.5	50Ω +/-10%	.0049	.0039	50.05	6,9	100Ω +/-10%	.0036 / .0064	.0034 / .0066	100.51	6,9	
		8	Sig/Pln	50%	.5	.5	50Ω +/-10%	.0049	.0039	50.05	6,9	100Ω +/-10%	.0038 / .0062	.0034 / .0066	100.51	6,9	
		9	Plane	65%	1	1											
		10	Sig/Pln	50%	.5	1	50Ω +/-10%	.0045	.0039	49.88	9,11	100Ω +/-10%	.0036 / .0064	.003 / .007	100.80	9,11	
		11	Blank														
		12	Plane	65%	.5	1											
		13	Sig/Pln	50%	.5	1	50Ω +/-10%	.0045	.0039	49.88	9,11	100Ω +/-10%	.0036 / .0064	.003 / .007	100.80	9,11	
		14	Bot	.5	1.64	50Ω +/-10%	.0155	.0135	49.97	13	100Ω +/-10% 50Ω +/-10%	13	100Ω +/-10% 50Ω +/-10%	.008 / .006 .032 / .004	.007 / .007 .0304 / .0056	99.55 50.11	13 13

Figure 170. ADRV9008-1 Customer Evaluation Board Trace Impedance and Stackup

Table 7. Customer Evaluation Board Single-Ended Impedance and Stackup

Layer	Board Copper (%)	Starting Copper (oz.)	Finished Copper (oz.)	Single Ended Impedance	Designed Trace Single Ended	Finished Trace Single Ended	Calculated Impedance	Single-Ended Reference Layers
1	N/A <sup>1</sup>	0.5	1.71	50 Ω ±10%	0.0155	0.0135	49.97	2
	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
2	65	1	1	N/A	N/A	N/A	N/A	N/A
3	50	0.5	1	N/A	N/A	N/A	N/A	N/A
4	65	1	1	N/A	N/A	N/A	N/A	N/A
5	50	0.5	0.5	50 Ω ±10%	0.0045	0.0042	49.79	4, 6
6	65	1	1	N/A	N/A	N/A	N/A	N/A
7	50	0.5	0.5	50 Ω ±10%	0.0049	0.0039	50.05	6, 9
8	50	0.5	0.5	50 Ω ±10%	0.0049	0.0039	50.05	6, 9
9	65	1	1	N/A	N/A	N/A	N/A	N/A
10	50	0.5	1	50 Ω ±10%	0.0045	0.0039	49.88	9, 11
11	65	0.5	1	N/A	N/A	N/A	N/A	N/A
12	50	1	1	N/A	N/A	N/A	N/A	N/A
13	65	1	1	N/A	N/A	N/A	N/A	N/A
14		0.5	1.64	50 Ω ±10%	0.0155	0.0135	49.97	13

<sup>1</sup> N/A means not applicable.

Table 8. Customer Evaluation Board Differential Impedance and Stackup<sup>1</sup>

Layer	Differential Impedance	Designed Trace/ Gap Differential	Finished Trace/ Gap Differential	Calculated Impedance	Differential Reference Layers
1	100 Ω ±10%	0.008/0.006	0.007/0.007	99.55	2
	50 Ω ±10%	0.0032/0.004	0.0304/0.0056	50.11	2
2	N/A <sup>1</sup>	N/A	N/A	N/A	N/A
3	N/A	N/A	N/A	N/A	N/A
4	N/A	N/A	N/A	N/A	N/A
5	100 Ω ±10%	0.0036/0.0064	0.0034/0.0065	99.95	4, 6
6	N/A	N/A	N/A	N/A	N/A
7	100 Ω ±10%	0.0036/0.0064	0.0034/0.0066	100.51	6, 9
8	100 Ω ±10%	0.0038/0.0062	0.0034/0.0066	100.51	6, 9
9	N/A	N/A	N/A	N/A	N/A
10	100 Ω ±10%	0.0036/0.0064	0.003/0.007	100.80	9, 11
11	N/A	N/A	N/A	N/A	N/A
12	N/A	N/A	N/A	N/A	N/A
13	100 Ω ±10%	0.008/0.006	0.007/0.007	99.55	13
14	50 Ω ±10%	0.032	0.004	50.11	13

<sup>1</sup> N/A means not applicable.

**FANOUT AND TRACE SPACE GUIDELINES**

The ADRV9008-1 uses a 196-ball, chip scale package, ball grid array (BGA), 12 mm × 12 mm package. The pitch between the pins is 0.8 mm. This small pitch makes it impractical to route all signals on a single layer. RF pins have been placed on the outer edges of the ADRV9008-1 package. The location of the pins helps in routing the critical signals without a fanout via. Each digital signal is routed from the BGA pad using a 4.5 mil trace. The trace is connected to the BGA using via in the pad structure. The signals are buried in the inner layers of the board for routing to other parts of the system.

The JESD204B interface signals are routed on two signal layers that utilize impedance control (Layer 5 and Layer 10). The spacing between the BGA pads is 17.5 mil. Once the signal is on the inner layers, a 3.6 mil trace (50 Ω) connects the JESD204B signal to the FPGA mezzanine card (FMC) connector. The recommended BGA land pad size is 15 mil.

Figure 171 shows the fanout scheme of the ADRV9008-1 evaluation card. As mentioned before, the ADRV9008-1 evaluation board uses via in the pad technique. This routing approach can be used for the ADRV9008-1 if there are no issues with manufacturing capabilities.




Figure 171. Trace Fanout Scheme on ADRV9008-1 Evaluation Card (PCB Layer Top and Layer 5 Enabled)

16830-435

**COMPONENT PLACEMENT AND ROUTING GUIDELINES**

The ADRV9008-1 receiver requires few external components to function, but those that are used require careful placement and routing to optimize performance. This section provides a checklist for properly placing and routing critical signals and components.

**Signals with Highest Routing Priority**

RF lines and JESD204B interface signals are the signals that are most critical and need to be routed with the highest priority.

Figure 170 shows the general directions in which each of the signals need to be routed so that they can be properly isolated from noisy signals.

The receiver baluns and the matching circuits affect the overall RF performance of the ADRV9008-1 receiver. Make every effort to optimize the component selection and placement to avoid performance degradation. The RF Routing Guidelines section describes proper matching circuit placement and routing in more detail. Refer to the RF Port Interface Information section for more information.

To achieve the desired level of isolation between RF signal paths, use the technique described in the Isolation Techniques Used on the ADRV9008-1 Customer Card section in customer designs.




Figure 172. RF IO, DEV\_CLK, and JESD204B Signal Routing Guidelines for ADRV9008-1

16830-437

Figure 173 illustrates placement for ac coupling capacitors and a 100  $\Omega$  termination resistor near the ADRV9008-1 REF\_CLK\_IN $\pm$  pins. Shield traces by ground surrounded with vias staggered along the edge of the trace pair. The trace pair creates a shielded channel that shields the reference clock from any interference from other signals. Refer to the ADRV9008-1 evaluation card layout and board support files included with the evaluation board software for exact details.

Route the JESD204B interface at the beginning of the PCB design and with the same priority as RF signals. The JESD204B

Trace Routing Recommendations section outlines recommendations for JESD204B interface routing. Provide appropriate isolation between interface differential pairs. The Isolation Between JESD204B Lines section provides guidelines for optimizing isolation.

The RF\_EXT\_LO\_I/O- pin (B7) and RF\_EXT\_LO\_I/O+ (B8) pins on the ADRV9008-1 are internally dc biased. If an external LO is used, connect the LO to the device via ac coupling capacitors.




Figure 173. REF\_CLK\_IN $\pm$  Routing Recommendation

16830-439

**Signals with Second Routing Priority**

Power supply quality has a direct impact on overall system performance. To achieve optimal performance, follow recommendations for ADRV9008-1 power supply routing. The following recommendations outline how to route different power domains that can be connected together directly and to the same supply, but are separated by a 0 Ω placeholder resistor or ferrite bead.

When the recommendation is to use a trace to connect power to a particular domain, make sure that this trace is surrounded by ground.

Figure 174 shows an example of such traces routed on the ADRV9008-1 evaluation card on Layer 12. Each trace is separated from any other signal by the ground plane and vias. Separating the traces from other signals is essential to providing necessary isolation between the ADRV9008-1 power domains.




Figure 174. Layout Example of Power Supply Domains Routed with Ground Shielding (Layer 12 to Power)

18830-440

Each power supply pin requires a 0.1  $\mu\text{F}$  bypass capacitor near the pin at a minimum. Place the ground side of the bypass capacitor so that ground currents flow away from other power pins and their bypass capacitors.

For domains shown in Figure 175, like those domains that are powered through a 0  $\Omega$  placeholder resistor or ferrite bead (FB), place the 0  $\Omega$  placeholder resistors or ferrite beads further away from the device. Space 0  $\Omega$  placeholder resistors or ferrite beads apart from each other to ensure the electric fields on the ferrite beads do not influence each other. Figure 176 shows an example

of how the ferrite beads, reservoir capacitors, and decoupling capacitors are placed. The recommendation is to connect a ferrite bead between a power plane and the ADRV9008-1 at a distance away from the device. The ferrite bead supplies a trace with a reservoir capacitor connected to it. Then shield that trace with ground and provide power to the power pins on the ADRV9008-1. Place a 100 nF capacitor near the power supply pin with the ground side of the bypass capacitor placed so that ground currents flow away from other power pins and their bypass capacitors.




Figure 175. ADRV9008-1 Power Supply Domains Interconnection Guidelines

16830-441




Figure 176. Placement Example of 0Ω Resistor Placeholders for Ferrite Beads, Reservoir and Bypass Capacitors on ADRV9008-1 Customer Card (Layer 12 to Power and Bottom)



**Signals with Lowest Routing Priority**

As a last step while designing the PCB layout, route the signals shown in Figure 177. The following list outlines the recommended order of signal routing:

1. Use ceramic 1  $\mu$ F bypass capacitors at the VDDA1P1\_RF\_VCO, VDDA1P1\_AUX\_VCO, and VDDA1P1\_CLOCK\_VCO pins. Place these pins as close as possible to the ADRV9008-1 device with the ground side of the bypass capacitor placed so that ground currents flow away from other power pins and their bypass capacitors, if possible.
2. Connect a 14.3 k $\Omega$  resistor to the RBIAS pin (C14). This resistor must have a 1% tolerance.
3. Pull the TEST (J6) pin to ground for normal operation. The device supports JTAG boundary scan, and this pin is

used to access that function. Refer to the JTAG Boundary Scan section for JTAG boundary scan information.

4. Pull the RESET pin (J4) high with a 10 k $\Omega$  resistor to VDD\_INTERFACE for normal operation. To reset the device, drive the RESET pin low.

When routing analog signals such as GPIO3P3\_x/AUXDAC\_x or AUXADC\_x, it is recommended to route the signals away from the digital section (Row H through Row P). Do not cross the analog section of the ADRV9008-1 highlighted by a red dotted line in Figure 177 by any digital signal routing.

When routing digital signals from rows H and below, it is important to route them away from the analog section (Row A through Row G). Do not cross the analog section of the ADRV9008-1 highlighted by a red dotted line in Figure 177 by any digital signal routing.




Figure 177. ADRV9008-1 AUXADC\_x, Analog, and Digital GPIO Signals Routing Guidelines

16830-445

**RF AND JESD204B TRANSMISSION LINE LAYOUT**

**RF Routing Guidelines**

The ADRV9008-1 customer evaluation boards use microstrip type lines for receiver traces. In general, Analog Devices does not recommend using vias to route RF traces unless a direct line route is not possible. Differential lines from the balun to the receiver pins must be as short as possible. Keep the length of the single-ended transmission line short to minimize the effects of parasitic coupling. It is important to note that these traces are the most critical when optimizing performance and are, therefore, routed before any other routing. These traces have the highest priority if trade-offs are needed.

Figure 179 shows pi matching networks on the single-ended side of the baluns. The receiver front end is dc biased internally, so the differential side of the balun is ac-coupled. The system

designer can optimize the RF performance with a proper selection of the balun, matching components, and ac coupling capacitors. The external LO traces and the REF\_CLK\_IN± traces may also require matching components to ensure optimal performance.

All the RF signals mentioned above must have a solid ground reference under each trace. Do not run any of the critical traces over a section of the reference plane that is discontinuous. The ground flood on the reference layer must extend all the way to the edge of the board. This flood length ensures good signal integrity for the SMA launch when an edge-launch connector is used.

Refer to the RF Port Interface Information section for more information on RF matching recommendations for the ADRV9008-1.




Figure 178. Pi Network Matching Components Available on Different RF Nets (Using the AD9379 Evaluation Card as an Example)




Figure 179. Pi Network Matching Components Available on Different RF Nets (Using the ADRV9008-1 Evaluation Card as an Example)

### JESD204B Trace Routing Recommendations

The ADRV9008-1 receiver uses the JESD204B, high speed serial interface. To ensure optimal performance of this interface, keep the differential traces as short as possible by placing ADRV9008-1 as close as possible to the FPGA or BBP, and route the traces directly between the devices. Use a PCB material with a low dielectric constant ( $< 4$ ) to minimize loss. For distances greater than 6 inches, use a premium PCB material such as RO4350B or RO4003C.

### Routing Recommendations

Route the differential pairs on a single plane using a solid ground plane as a reference on the layers above and/or below these traces.

All JESD204B lane traces must be impedance controlled to achieve  $50\ \Omega$  to ground. The differential pair should be coplanar and loosely coupled. An example of a typical configuration is 5 mil trace width and 15 mil edge to edge spacing, with the trace width maximized as shown in Figure 180.

Match trace widths with pin and ball widths as closely as possible while maintaining impedance control. If possible, use 1 oz. copper trace widths of at least 8 mil ( $200\ \mu\text{m}$ ). The coupling capacitor pad size must match JESD204B lane trace widths as closely as possible. If trace width does not match pad size, use a smooth transition between different widths.

The pad area for all connector and passive component choices must be minimized due to a capacitive plate effect that leads to problems with signal integrity.

Reference planes for impedance controlled signals must not be segmented or broken for the entire length of a trace.

The REF\_CLK\_IN signal trace and the SYSREF signal trace are impedance controlled for  $Z_0 = 50\ \Omega$ .

### Stripline Transmission Lines vs. Microstrip Transmission Lines

Stripline line has less signal loss and emit less electromagnetic interference than microstrip, but stripline requires the use of vias that add line inductance, increasing the difficulty of controlling the impedance.

Microstrip is easier to implement if the component placement and density allow for routing on the top layer. Microstrip makes controlling the impedance easier.

If the top layer of the PCB is used by other circuits or signals or if the advantages of stripline are more desirable over the advantages of microstrip, follow these recommendations:

- Minimize the number of vias.
- Use blind vias wherever possible to eliminate via stub effects, and use micro vias to minimize via inductance.

- When using standard vias, use maximum via length to minimize the stub size. For example, on an 8-layer board, use Layer 7 for the stripline pair.
- Place a pair of ground vias near each via pair to minimize the impedance discontinuity.

Route the JESD204B lines on the top side of the board as a differential 100 Ω pair (microstrip). For the customer evaluation board, the JESD204B differential signals are routed on inner layers of the board (Layer 5 and Layer 10) as differential 100 Ω pairs (stripline). To minimize potential coupling, these signals are placed on an inner layer using a via embedded in the component footprint pad where the ball connects to the PCB. The ac coupling capacitors (100 nF) on these signals are placed near the connector and away from the chip to minimize coupling. The JESD204B interface can operate at frequencies of up to 12 GHz. Ensure that signal integrity from the chip to the connector is maintained.

**ISOLATION TECHNIQUES USED ON THE ADRV9008-1 CUSTOMER CARD**

**Isolation Goals**

Significant isolation challenges were overcome in designing the ADRV9008-1 customer card. The following isolation requirement was used to accurately evaluate the ADRV9008-1 receiver performance: receiver to receiver, 65 dB out to 6 GHz.

To meet these isolation goals with significant margin, isolation structures were introduced.

Figure 181 shows the isolation structures used on the ADRV9008-1 customer evaluation card. These structures consist of a combination of slots and square apertures. These structures are present on every copper layer of the PCB stack. The advantage of using square apertures is that signals can be routed between the openings without affecting the isolation benefits of the array of apertures. When using these isolation structures, make sure to place ground vias around the slots and apertures.




Figure 180. Routing JESD204B, Diff A and Diff B Correspond to Differential P Signals or N Signals (One Differential Pair)




Figure 181. Isolation Structures on the ADRV9008-1 Customer Card

Figure 182 outlines the methodology used on the ADRV9008-1 evaluation card. When using slots, ground vias must be placed at the ends of the slots and along the sides of the slots. When using square apertures, at least one single ground via must be placed adjacent to each square. These vias must be through-hole vias from the top to the bottom layer. The function of these vias is to steer return current to the ground planes near the apertures.

For accurate slot spacing and square apertures layout, use simulation software when designing a PCB for the ADRV9008-1 receiver. Spacing between square apertures must be no more than 1/10 of a wavelength. Calculate the wavelength using Equation 1:

$$Wavelength (m) = \frac{300}{frequency (MHz) \times \sqrt{E_R}} \quad (1)$$

where  $E_R$  is the dielectric constant of the isolator material. For RO4003C material, microstrip structure (+ air)  $E_R = 2.8$ . For FR4-370HR material, stripline structure  $E_R = 4.1$ .

For example, if the maximum RF signal frequency is 6 GHz, and  $E_R = 2.8$  for RO4003C material, microstrip structure (+ air), the minimum wavelength is approximately 29.8 mm.

To follow the 1/10 wavelength spacing rule, square aperture spacing must be 2.98 mm or less.

**Isolation Between JESD204B Lines**

The JESD204B interface uses eight line pairs that can operate at speeds of up to 12 GHz. When configuring the PCB layout, make sure these lines are routed according to the rules outlined in the JESD204B Trace Routing Recommendations section. In addition, use isolation techniques to prevent crosstalk between different JESD204B lane pairs.

Figure 183 shows a technique used on the ADRV9008-1 evaluation card that involves via fencing. Placing ground vias around each JESD204B pair provides isolation and decreases crosstalk. The spacing between vias is 1.2 mm.




Figure 182. Current Steering Vias Placed Next to Isolation Structures




Figure 183. Via Fencing Around JESD204B Lines, PCB Layer 10

Figure 183 shows the rule provided in Equation 1. JESD204B lines are routed on Layer 5 and Layer 10 so that the lines use stripline structures. The dielectric material used in the inner layers of the ADRV9008-1 customer card PCB is FR4-370HR.

For accurate spacing of the JESD204B fencing vias, use layout simulation software. Input the following data into Equation 1 to calculate the wavelength and square aperture spacing:

- Maximum JESD204B signal frequency is approximately 12 GHz.
- For FR4-370HR material, stripline structure,  $E_R = 4.1$ , the minimum wavelength is approximately 12.4 mm.

To follow the 1/10 wavelength spacing rule, spacing between vias must be 1.24 mm or less. The minimum spacing recommendation according to transmission line theory is 1/4 wavelength.

**RF PORT INTERFACE INFORMATION**

**RF Port Interface Overview**

This section details the RF receiver interfaces for optimal device performance. This section also includes data for the anticipated ADRV9008-1 RF port impedance values and examples of impedance matching networks used in the evaluation platform. This section also provides information on board layout techniques and balun selection guidelines.

The ADRV9008-1 is a highly integrated receiver device. External impedance matching networks are required on the receiver port to achieve performance levels indicated in the Specifications section.

Analog Devices recommends the use of simulation tools in the design and optimization of impedance matching networks. To achieve the closest match between computer simulated results and measured results, accurate models of the board environment, SMD components (including baluns and filters), and ADRV9008-1 port impedances are required.

**RF Port Impedance Data**

This section provides the port impedance data for the receivers in the ADRV9008-1 integrated receiver. Note the following:

- $Z_o$  is defined as 50  $\Omega$ .
- The ADRV9008-1 ball pads are the reference plane for this data.
- Single-ended mode port impedance data is not available. However, a rough assessment is possible by taking the differential mode port impedance data and dividing both the real and imaginary components by 2.






Figure 184. Rx1 and Rx2 SEDZ and PEDZ Data

16830-459



**Advanced Design System (ADS) Setup Using the DataAccessComponent and SEDZ File**

Analog Devices supplies the port impedance as an .s1p file that can be downloaded from the ADRV9008-1 product page. This format allows simple interfacing to ADS by using the data access component. In Figure 187, Term1 is the single-ended input or output, and Term2 represents the differential input or output RF port on Talise. The pi on the single-ended side and the differential pi configuration on the differential side allow maximum flexibility in designing matching circuits. The pi configuration is suggested for all design layouts because the pi configuration can step the impedance up or down as needed with appropriate component population.

1. The mechanics of setting up a simulation for impedance measurement and impedance matching is as follows:
2. The data access component block reads the **rf port.s1p** file. This is the device RF port reflection coefficient.
3. The two equations convert the RF port reflection coefficient to a complex impedance. The result is the **RX\_SEDZ** variable.
4. The RF port calculated complex impedance (RX\_SEDZ) is utilized to define the **Term2** impedance.
5. **Term2** is used in a differential mode, and **Term1** is used in a single-ended mode.
6. Setting up the simulation this way allows one to measure the S11, S22, and S21 of the three-port system without complex math operations within the display page.

For highest accuracy, the EM modeling result of the PCB artwork and S parameters of the matching components and balun must be used in the simulations.




Figure 187 Simulation Setup in ADS with SEDZ s1p Files and DataAccessComponent



**General Receiver Path Interface**

The ADRV9008-1 receivers can support up to 200 MHz bandwidth.

ADRV9008-1 receivers support a wide range of operation frequencies. In the case of the receiver channels, the differential signals interface to an integrated mixer. The mixer input pins have a dc bias of approximately 0.7 V and may need to be ac-coupled depending on the common mode voltage level of the external circuit.

Important considerations for the receiver port interface are as follows:

- The device to be interfaced (filter, balun, T/R switch, external LNA, external PA, and so on).
- The receiver maximum safe input power is 23 dBm (peak).
- The receiver optimum dc bias voltage is 0.7 V bias to ground.
- The board design (reference planes, transmission lines, impedance matching, and so on).

Figure 188 and Figure 189 show possible differential receiver port interface circuits. The options in Figure 188 and Figure 189 are valid for all receiver inputs operating in differential mode, though only the Rx1 signal names are indicated. Impedance matching may be necessary to obtain data sheet performance levels.

Given wide RF bandwidth applications, SMD balun devices function well. Decent loss and differential balance are available in a relatively small (0603, 0805) package.




Figure 188. Differential Receiver Interface Using a Transformer




Figure 189. Differential Receiver Interface Using a Transmission Line Balun

**Impedance Matching Network Examples**

Impedance matching networks are required to achieve the ADRV9008-1 performance levels. This section provides example topologies and components used on the ADRV9008-1 customer evaluation boards.

Device models, board models, and balun and SMD component models are required to build an accurate system level simulation. The board layout model can be obtained from an electromagnetic momentum (EM) simulator. The balun and SMD component models can be obtained from the device vendors or built locally. Contact Analog Devices applications engineering for ADRV9008-1 modeling details.

The impedance matching networks provided in this section have not been evaluated in terms of mean time to failure (MTTF) in high volume production. Consult with component vendors for long-term reliability concerns. Consult with balun vendors to determine appropriate conditions for dc biasing.

Figure 191 shows three elements in parallel marked do not install (DNI). However, only one set of SMD component pads is placed on the board. For example, R202, L202, and C202 components only have one set of SMD pads for one SMD component. Figure 191 shows that in a generic port impedance matching network, the shunt or series elements may be a resistor, inductor, or capacitor.




Figure 190 Impedance Matching Topology




Figure 191. Rx1 and Rx2 Generic Matching Network Topology

Table 9 and Table 10 show the selected balun and component values used for three matching network sets. Refer to the ADRV9008-1 schematics for a wideband matching example that operates across the entire device frequency range with somewhat reduced performance.

The RF matching used in the ADRV9008-1 evaluation board allows it to operate across the entire chip frequency range with slightly reduced performance. See the board support files included with the evaluation board software for component configuration and part numbers.


**Table 9. Rx1 EVB Matching Components**

Frequency Band	201	202	203	204	205, 206	207	T201
625 MHz to 2815 MHz	22 nH	12 pF	62 nH	180 nH	39 pF	91 nH	Johanson 1720BL15A0100
3400 MHz to 4800 MHz	Do not install	0 Ω	Do not install	18 nH	1.3 nH	0.4 pF	Anaren BD3150L50100AHF
5300 MHz to 5900 MHz	Do not install	0.6 nH	Do not install	Do not install	0.4 pF	4.3 nH	Johanson 5400BL15B200

**Table 10. Rx2 EVB Matching Components**

Frequency Band	208	209	210	211	212, 213	214	T202
625 MHz to 2815 MHz	22 nH	12 pF	62 nH	180 nH	39 pF	91 nH	Johanson 1720BL15A0100
3400 MHz to 4800 MHz	Do not install	0 Ω	Do not install	18 nH	1.3 nH	0.4 pF	Anaren BD3150L50100AHF
5300 MHz to 5900 MHz	Do not install	0.6 nH	Do not install	Do not install	0.4 pF	4.3 nH	Johanson 5400BL15B200

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-275-GGAB-1.

Figure 192. 196-Ball Chip Scale Package Ball Grid Array [CSP\_BGA] (BC-196-13)

Dimensions shown in millimeters

FIG0000123

03-02-2015-A