# Regulating Pulse Width Modulator 

## Description

The SG1525A/1527A series of pulse width modulator integrated circuits are designed to offer improved performance and lower external parts count when used to implement all types of switching power supplies. The on-chip +5.1 V reference is trimmed to $\pm 1 \%$ initial accuracy and the input common-mode range of the error amplifier includes the reference voltage, eliminating external potentiometers and divider resistors. A Sync input to the oscillator allows multiple units to be slaved together, or a single unit to be synchronized to an external system clock. A single resistor between the $\mathrm{C}_{\mathrm{T}}$ pin and the Discharge pin provides a wide range of deadtime adjustment. These devices also feature built-in soft-start circuitry with only a timing capacitor required externally. A Shutdown pin controls both the soft-start circuitry and the output stages, providing instantaneous turn-off with soft-start recycle for slow turn-on. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for input voltages less than that required for normal operation. Another unique feature of these PWM circuits is a latch following the comparator. Once a PWM pulse has been terminated for any reason, the outputs remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totempole designs capable of sourcing or sinking in excess of 200 mA . The SG1525A output stage features NOR logic, giving a LOW output for an OFF state. The SG1527A utilizes OR logic, which results in a HIGH output level when OFF.

## Features

- 8 V to 35 V Operation
- 5.1 V Reference Trimmed to $\pm 1 \%$
- 100 Hz to 500 kHz Oscillator Range
- Separate Oscillator Sync Terminal
- Adjustable Deadtime Control
- Internal Soft-start
- Input Undervoltage Lockout
- Latching P.W.M. to Prevent Multiple Pulses
- Dual Source/Sink Output Drivers


## High Reliability Features

Following are the high reliability features of SG1525A and SG1527A:

- Available to MIL-STD-883, 『1 1.2.1
- MIL-M38510/12602BEA - JAN1525AJ
- MIL-M38510/12604BEA - JAN1527AJ
- MSC-AMS level "S" Processing Available


## Block Diagram



Figure 1 • Block Diagram

## Connection Diagrams and Ordering Information



## Absolute Maximum Ratings ${ }^{1}$

| Parameter | Value | Units |
| :--- | :---: | :---: |
| Supply Voltage (+ $\mathrm{V}_{\text {IN }}$ ) | 40 | V |
| Collector Supply Voltage (VC) | 40 | V |
| Logic Inputs | -0.3 to 5.5 | V |
| Analog Inputs | -0.3 to $\mathrm{V}_{\text {IN }}$ | V |
| Output Current, Source or Sink | 500 | mA |
| Reference Load Current | 50 | mA |
| Oscillator Charging Current | 5 | mA |
| Operating Junction Temperature |  |  |
| Hermetic (J, L Packages) | 150 | ${ }^{\circ} \mathrm{C}$ |
| Plastic (N, DW Packages) | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | 300 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $260(+0,-5)$ | ${ }^{\circ} \mathrm{C}$ |
| RoHS Peak Package Solder Reflow Temp. (40 s max. exp.) |  | ${ }^{\circ} \mathrm{C}$ |
| Note: Values beyond which damage may occur |  |  |

## Thermal Data

| Parameter | Value | Units |
| :---: | :---: | :---: |
| J Package |  |  |
| Thermal Resistance-Junction to Case, $\theta_{\mathrm{Jc}}$ | 30 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance-Junction to Ambient, $\theta_{\mathrm{JA}}$ | 80 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| N Package |  |  |
| Thermal Resistance-Junction to Case, $\theta_{\mathrm{Jc}}$ | 40 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance-Junction to Ambient, $\theta_{\mathrm{JA}}$ | 65 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| DW Package |  |  |
| Thermal Resistance-Junction to Case, $\theta_{\mathrm{Jc}}$ | 40 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance-Junction to Ambient, $\theta_{\mathrm{JA}}$ | 95 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| L Package |  |  |
| Thermal Resistance-Junction to Case, $\theta_{\mathrm{Jc}}$ | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance-Junction to Ambient, $\theta_{\mathrm{JA}}$ | 120 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Notes: <br> 1. Junction Temperature Calculation: $T_{J}=T_{A}+\left(P_{D} \times \theta_{J A}\right)$. <br> 2. The above numbers for $\theta_{J C}$ are maximums for the limiting thermal resistance of the package in a standard mounting configuration. The $\theta_{J A}$ numbers are meant to be guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow. |  |  |

Regulating Pulse Width Modulator

## Recommended Operating Conditions ${ }^{1}$

| Parameter | Value | Units |
| :---: | :---: | :---: |
| Input Voltage (+ViN) | 8 to 35 | V |
| Collector Voltage ( $\mathrm{V}_{\mathrm{C}}$ ) | 4.5 to 35 | V |
| Sink/Source Load Current (steady state) | 0 to 100 | mA |
| Sink/Source Load Current (peak) | 0 to 400 | mA |
| Reference Load Current | 0 to 20 | mA |
| Oscillator Frequency Range | 0.1 to 350 | kHz |
| Oscillator Timing Resistor ( $\mathrm{R}_{\mathrm{T}}$ ) | 2 to 150 | $\mathrm{k} \Omega$ |
| Deadtime Resistor Range ( $\mathrm{R}_{\mathrm{D}}$ ) | 0 to 500 | $\Omega$ |
| Maximum Shutdown Source Impedance | 5 | k $\Omega$ |
| Oscillator Timing Capacitor ( $\mathrm{C}_{\mathrm{T}}$ ) | 0.001 to 0.1 | $\mu \mathrm{F}$ |
| Operating Ambient Temperature Range ${ }^{1}$ |  |  |
| SG1525A/SG1527A | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| SG2525A/SG2527A | -25 to 85 | ${ }^{\circ} \mathrm{C}$ |
| SG3525A/SG3527A | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| Note: Range over which the device is functional. |  |  |

## Electrical Characteristics

(Unless otherwise specified, these specifications apply over the operating ambient temperatures for SG1525A/SG1527A with $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$, SG2525A/SG2527A with $-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, SG3525A/SG3527A with $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$, and $+\mathrm{V}_{\mathbb{I N}}=20 \mathrm{~V}$. Low duty cycle pulse testing techniques are used that maintains junction and case temperatures equal to the ambient temperature.)

| Parameter | Test Conditions | SG1525A/2525ASG1527A/2527A |  |  | $\begin{aligned} & \text { SG3525A } \\ & \text { SG3527A } \end{aligned}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| Reference Section ${ }^{1}$ |  |  |  |  |  |  |  |  |
| Output Voltage | $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ | 5.05 | 5.10 | 5.15 | 5.00 | 5.10 | 5.20 | V |
| Line Regulation | $\mathrm{V}_{1}=8 \mathrm{~V}$ to 35 V |  | 10 | 30 |  | 10 | 30 | mV |
| Load Regulation | $\mathrm{L}=0$ to 20 mA |  | 20 | 50 |  | 20 | 50 | mV |
| Temperature Stability ${ }^{1}$ | Over Operating Temperature Range |  | 20 | 50 |  | 20 | 50 | mV |
| Total Output Voltage Range ${ }^{1}$ | Over Line, Load and Temperature | 5.00 |  | 5.20 | 4.95 |  | 5.25 | V |
| Short Circuit Current | $\mathrm{V}_{\text {REF }}=0 \mathrm{~V}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C}$ |  | 80 | 100 |  | 80 | 100 | mA |
| Output Noise Voltage ${ }^{1}$ | $\begin{aligned} & 10 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{kHz}, \\ & \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 40 | 200 |  | 40 | 200 | $\mu \mathrm{Vrms}$ |
| Long Term Stability ${ }^{1}$ | $\mathrm{T}_{J}=125^{\circ} \mathrm{C}$ |  | 20 | 50 |  | 20 | 50 | $\mathrm{mV} / \mathrm{khr}$ |
| Notes: <br> 1. These parameters, although guaranteed over the recommended operating conditions, are not $100 \%$ tested in production. <br> 2. $F_{\text {OSC }}=40 \mathrm{kHz}\left(R_{T}=3.6 \mathrm{k} \Omega, C_{T}=0.01 \mu \mathrm{~F}, R_{D}=0 \Omega\right.$. $)$. <br> 3. Applies to SG1525A/2525A/3525A only, due to polarity of output pulses. |  |  |  |  |  |  |  |  |

## Electrical Characteristics (continued)

| Parameter | Test Conditions | SG1525A/2525A SG1527A/2527A |  |  | SG3525A/SG3527A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| Oscillator Section ${ }^{2}$ |  |  |  |  |  |  |  |  |
| Initial Accuracy | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 37.6 | 40 | 42.4 | 37.6 | 40 | 42.4 | kHz |
| Voltage Stability | $\mathrm{V}_{\text {IN }}=8 \mathrm{~V}$ to 35 V |  | $\pm 0.3$ | $\pm 1$ |  | $\pm 1$ | $\pm 2$ | \% |
| Temperature Stability ${ }^{1}$ | $\mathrm{MIN} \leq \mathrm{T}_{\mathrm{J}} \leq \mathrm{MAX}$ |  | $\pm 3$ | $\pm 6$ |  | $\pm 3$ | $\pm 6$ | \% |
| Minimum Frequency ${ }^{1}$ | $\mathrm{R}_{\mathrm{T}}=150 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{T}}=0.1 \mu \mathrm{~F}$ |  |  | 150 |  |  | 150 | Hz |
| Maximum Frequency ${ }^{1}$ | $\mathrm{R}_{\mathrm{T}}=2 \mathrm{k} \Omega, \mathrm{C}_{T}=1 \mathrm{nF}$ | 350 |  |  | 350 |  |  | kHz |
| Current Mirror | $\mathrm{I}_{\mathrm{RT}}=2 \mathrm{~mA}$ | 1.7 | 2.0 | 2.2 | 1.7 | 2.0 | 2.2 | mA |
| Clock Amplitude |  | 3.0 | 3.5 |  | 3.0 | 3.5 |  | V |
| Clock Width | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 0.3 | 0.5 | 1.0 | 0.3 | 0.5 | 1.0 | $\mu \mathrm{s}$ |
| Sync Threshold |  | 1.2 | 2.0 | 2.8 | 1.2 | 2.0 | 2.8 | V |
| Sync Input Current | Sync Voltage $=3.5 \mathrm{~V}$ |  | 1.0 | 2.5 |  | 1.0 | 2.5 | mA |


| Error Amplifier Section ( $\mathrm{V}_{\mathrm{CM}}=5.1 \mathrm{~V}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage |  |  | 0.5 | 5 |  | 2 | 10 | mV |
| Input Bias Current |  |  | 1 | 10 |  | 1 | 10 | $\mu \mathrm{A}$ |
| Input Offset Current |  |  |  | 1 |  |  | 1 | $\mu \mathrm{A}$ |
| DC Open Loop Gain | $\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{M} \Omega, \mathrm{T}_{J}=25^{\circ} \mathrm{C}$ | 60 | 75 |  | 60 | 75 |  | dB |
| Output Low Level |  |  | 0.2 | 0.5 |  | 0.2 | 0.5 | V |
| Output High Level |  | 3.8 | 5.6 |  | 3.8 | 5.6 |  | V |
| Common Mode Rejection | $\mathrm{V}_{\mathrm{CM}}=1.5 \mathrm{~V}$ to 5.2 V | 60 | 75 |  | 60 | 75 |  | dB |
| Supply Voltage Rejection | $\mathrm{V}_{\text {IN }}=8 \mathrm{~V}$ to 35 V | 50 | 60 |  | 50 | 60 |  | dB |

PWM Comparator Section ${ }^{2}$

| Minimum Duty Cycle | $\mathrm{V}_{\text {Comp }}=0.6 \mathrm{~V}$ |  |  | 0 |  |  | 0 | $\%$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Duty Cycle | $\mathrm{V}_{\text {Comp }}=3.6 \mathrm{~V}$ | 45 | 49 |  | 45 | 49 |  | $\%$ |
| Input Threshold $^{2}$ | Zero Duty Cycle | 0.6 | 0.9 |  | 0.6 | 0.9 |  | V |
|  | Maximum Duty Cycle |  | 3.3 | 3.6 |  | 3.3 | 3.6 | V |
| Input Bias Current |  |  | 0.05 | 2.0 |  | 0.05 | 2.0 | $\mu \mathrm{~A}$ |

Soft-Start Section

| Soft Start Current | $\mathrm{V}_{\text {Shutdown }}=0 \mathrm{~V}$ | 25 | 50 | 80 | 25 | 50 | 80 | $\mu \mathrm{~A}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Soft Start Voltage | $\mathrm{V}_{\text {SHUTDOwn }}=2 \mathrm{~V}$ |  | 0.4 | 0.6 |  | 0.4 | 0.6 | V |
| Shutdown Input Current | $\mathrm{V}_{\text {SHUTDOwn }}=2.5 \mathrm{~V}$ |  | 0.4 | 1.0 |  | 0.4 | 1.0 | mA |


| Parameter | Test Conditions | $\begin{aligned} & \text { SG1525A/2525A } \\ & \text { SG1527A/2527A } \end{aligned}$ |  |  | SG3525A/SG3527A |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| Output Drivers Section (each transistor, $\mathrm{V}_{\mathrm{C}}=20 \mathrm{~V}$ ) |  |  |  |  |  |  |  |  |
| Output High Level | $\mathrm{I}_{\text {SOURCE }}=20 \mathrm{~mA}$ | 18 | 19 |  | 18 | 19 |  | V |
|  | $\mathrm{I}_{\text {SOURCE }}=100 \mathrm{~mA}$ | 17 | 18 |  | 17 | 18 |  | V |
| Output Low Level | $\mathrm{I}_{\mathrm{SINK}}=20 \mathrm{~mA}$ |  | 0.2 | 0.4 |  | 0.2 | 0.4 | V |
|  | $\mathrm{I}_{\text {SINK }}=100 \mathrm{~mA}$ |  | 1.0 | 2.2 |  | 1.0 | 2.2 | V |
| Undervoltage Lockout | $\mathrm{V}_{\text {COMP }}$ and $\mathrm{V}_{\text {SS }}=$ High | 6 | 7 | 8 | 6 | 7 | 8 | V |
| Collector Leakage ${ }^{3}$ | $\mathrm{V}_{\mathrm{C}}=35 \mathrm{~V}$ |  |  | 200 |  |  | 200 | $\mu \mathrm{A}$ |
| Rise Time | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 100 | 600 |  | 100 | 600 | ns |
| Fall Time | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 50 | 300 |  | 50 | 300 | ns |
| Shutdown Delay ${ }^{1}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SD}}=3 \mathrm{~V}, \mathrm{C}_{\mathrm{S}}=0, \\ & \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 0.2 | 0.5 |  | 0.2 | 0.5 | $\mu \mathrm{s}$ |
| Total Standby Current |  |  |  |  |  |  |  |  |
| Standby Current | $\mathrm{V}_{\text {IN }}=35 \mathrm{~V}$ |  | 14 | 20 |  | 14 | 20 | mA |
| Notes: <br> 1. These parameters, although guaranteed over the recommended operating conditions, are not $100 \%$ tested in production. <br> 2. $F_{O S C}=40 \mathrm{kHz}\left(R_{T}=3.6 \mathrm{k} \Omega, C_{T}=0.01 \mu \mathrm{~F}, R_{D}=0 \Omega\right)$. <br> 3. Applies to $S G 1525 A / 2525 A / 3525 A$ only, due to polarity of output pulses. |  |  |  |  |  |  |  |  |

## Oscillator Section



Figure 2 - Oscillator Schematic


Figure 3 - Oscillator Charge Time versus $\mathrm{R}_{\mathrm{T}}$ And $\mathrm{C}_{\mathrm{T}}$


Figure 4 - Oscillator Discharge Time versus $R_{D}$ And $C_{T}$

## Error Amplifier Section



Figure 5 - Error Amplifier


Figure 6 • Error Amplifier Open-Loop Frequency Response

## Output Section



Figure 7 • Output Circuit ( $1 / 2$ circuit shown)


Figure 8 • Output Saturation Characteristics

## Application Information



For single-ended supplies, the driver outputs are grounded. The $\mathrm{V}_{\mathrm{C}}$ terminal is switched to ground by the totem-pole source transistors on alternate oscillator cycles.


The low source impedance of the output drivers provides rapid charging of power FET input capacitance while minimizing external components.


In conventional push-pull bipolar designs, forward base drive is controlled by $R_{1}-R_{3}$. Rapid turn-off times for the power devices are achieved with speed-up capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$.


Low power transformers can be driven directly by the SG1525A. Automatic reset occurs during deadtime, when both ends of the primary winding are switched to ground.

## Microsemi

## Shutdown Options

1. Use an external transistor or open-collector comparator to pull down on the Comp terminal. This sets the PWM latch turning off both outputs. If the shutdown signal is momentary, pulse-by-pulse protection can be accomplished as the PWM latch resets with each clock pulse.
2. The same results can be accomplished by pulling down on the Soft-Start terminal with the difference that on this pin, shutdown does not affect the amplifier compensation network but must discharge any Soft-Start capacitor.
3. Apply a positive-going signal to the Shutdown terminal. This provides most rapid shutdown of the outputs but will not immediately set the PWM latch if there is a Soft-Start capacitor. This capacitor discharges but with a current of approximately twice the charging current.
4. The shutdown terminal can be used to set the PWM latch on a pulse-by-pulse basis if there is no external capacitance on Soft-Start terminal. Slow turn-on may still be accomplished by applying an external capacitor, blocking diode, and charging resistor to the comp terminal. (See SG1524 Application Note).


Figure 9 - SG1525A/1527A Lab Test Fixture

## Package Outline Dimensions

Controlling dimensions are in metric, inches equivalents are shown for general information.


Dimensions do not include protrusions; these shall not exceed 0.155 mm (.006") on any side. Lead dimension shall not include solder coverage. Dimensions are in mm , inches are for reference only.

Figure 10 - DW 16-Pin SOWB Package Dimensions

|  | Dim | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |
|  | A | - | 5.33 | - | 0.210 |
|  | A1 | 0.38 | - | 0.015 | - |
|  | A2 | 3.30 Typ. |  | 0.130 Typ. |  |
| P ${ }^{\text {E1 }}$ | b | 0.36 | 0.56 | 0.014 | 0.022 |
| 1 | b1 | 1.14 | 1.78 | 0.045 | 0.070 |
|  | C | 0.20 | 0.36 | 0.008 | 0.014 |
| $\xrightarrow{\mathrm{E}} \longrightarrow$ | D | 18.67 | 19.69 | 0.735 | 0.775 |
|  | e | 2.54 BSC |  | 0.100 BSC |  |
| $\stackrel{-}{+}-\square-\square \rightarrow+\square$ | E | 7.62 | 8.26 | 0.300 | 0.325 |
|  | E1 | 6.10 | 7.11 | 0.240 | 0.280 |
| \ + | L | 2.92 | 0.381 | 0.115 | 0.150 |
|  | $\theta$ | - | $15^{\circ}$ | - | $15^{\circ}$ |
|  | Note: |  |  |  |  |
|  | Dimensions do not include protrusions; these shal not exceed 0.155 mm (.006") on any side. Lead dimension shall not include solder coverage Dimensions are in mm, inches are for reference only |  |  |  |  |

Figure 11 - N 16-Pin Plastic Dual Inline Package Dimensions

## Package Outline Dimensions (continued)

Controlling dimensions are in inches, metric equivalents are shown for general information.


| Dim | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | - | 5.08 | - | 0.200 |
| b | 0.38 | 0.51 | 0.015 | 0.020 |
| b2 | 1.04 | 1.65 | 0.045 | 0.065 |
| c | 0.20 | 0.38 | 0.008 | 0.015 |
| D | 19.30 | 19.94 | 0.760 | 0.785 |
| E | 5.59 | 7.11 | 0.220 | 0.280 |
| e | 2.54 BSC |  | 0.100 BSC |  |
| eA | 7.37 | 7.87 | 0.290 | 0.310 |
| H | 0.63 | 1.78 | 0.025 | 0.070 |
| L | 3.18 | 5.08 | 0.125 | 0.200 |
| a | - | $15^{\circ}$ | - | $15^{\circ}$ |
| Q | 0.51 | 1.02 | 0.020 | 0.040 |

Note:
Dimensions do not include protrusions; these shall not exceed 0.155 mm (.006") on any side. Lead dimension shall not include solder coverage.

Figure 12-J 16-Pin Ceramic Dual Inline Package Dimensions


| Dim | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| D/E | 8.64 | 9.14 | 0.340 | 0.360 |
| E3 | - | 8.128 | - | 0.320 |
| e | 1.270 BSC |  | 0.050 BSC |  |
| B1 | 0.635 TYP |  | 0.025 TYP |  |
| L | 1.02 | 1.52 | 0.040 | 0.060 |
| A | 1.626 | 2.286 | 0.064 |  |
| h | $1.016 ~ T Y P ~$ |  | 0.040 TYP |  |
| A1 | 1.372 | 1.68 | 0.054 | 0.066 |
| A2 | - | 1.168 | - | 0.046 |
| L2 | 1.91 | 2.41 | 0.075 | 0.95 |
| B3 | $0.203 R$ |  | $0.008 R$ |  |



Note:
All exposed metalized area shall be gold plated 60 micro-inch minimum thickness over nickel plated unless otherwise specified in purchase order.

Figure 13 - L 20-Pin Ceramic LCC Package Outline Dimensions


## Microsemi.

Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996
E-mail: sales.support@microsemi.com

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense and security, aerospace, and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs, and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif. and has approximately 3,400 employees globally. Learn more at www.microsemi.com.

[^0] Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.


[^0]:    © 2014 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of

