


# STD3LN80K5


### N-channel 800 V, 2.75 Ω typ., 2 A MDmesh<sup>™</sup> K5 Power MOSFET in a DPAK package

Datasheet - production data



DPAK

Figure 1: Internal schematic diagram



This is information on a product in full production.

### **Features**

Order code	V ds	R <sub>DS(on)</sub> max	ID
STD3LN80K5	800 V	3.25 Ω	2 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### Description

This very high voltage N-channel Power MOSFET is designed using MDmesh<sup>™</sup> K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

#### Table 1: Device summary

Order code	Marking	Package	Packing		
STD3LN80K5	3LN80K5	DPAK	Tape and reel		

1/15

#### Contents

### Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK package information	9
	4.2	DPAK packing information	12
5		on history	



### 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	± 30	V
ID	Drain current (continuous) at $T_c = 25 \ ^{\circ}C$	2	А
lo	Drain current (continuous) at T <sub>c</sub> = 100 °C	1.25	А
ID <sup>(1)</sup>	Drain current (pulsed)	8	А
Ртот	Total dissipation at $T_C = 25 \ ^{\circ}C$	45	
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	4.5	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	
T <sub>stg</sub>	Storage temperature range	EE to 150	
Tj	Operating junction temperature range	- 55 to 150	°C

#### Notes:

<sup>(1)</sup>Pulse width limited by safe operating area.

 $^{(2)}I_{SD} \leq 2$  A, di/dt  $\leq 100$  A/µs; V $_{DSpeak} < V_{(BR)DSS},$  V $_{DD} = 640$  V  $^{(3)}V_{DS} \leq 640$  V.

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj</sub> -case	Thermal resistance junction-case	2.78	°C/W
Rthj-pcb <sup>(1)</sup>	Thermal resistance junction-pcb	50	°C/W

#### Notes:

 $^{(1)}\!When$  mounted on 1inch² FR-4 board, 2 oz Cu.

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax}$ )	0.7	А
Eas	Single pulse avalanche energy (starting $T_j = 25^{\circ}C$ , $I_D = I_{AR}$ ; $V_{DD} = 50 \text{ V}$ )	155	mJ



#### 2 **Electrical characteristics**

(Tc = 25 °C unless otherwise specified)

Table 5: On /off states							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D$ = 1 mA, $V_{GS}$ = 0 V	800			V	
	Zoro goto voltago	$V_{DS} = 800 \text{ V}, V_{GS} = 0 \text{ V}$			1	μA	
IDSS	IDSS Zero gate voltage drain current	$V_{DS} = 800 \text{ V}, V_{GS} = 0 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μA	
Igss	Gate body leakage current	$V_{GS} = \pm 20 \text{ V},  V_{GS} = 0 \text{ V}$			±10	μΑ	
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \ \mu A$	3	4	5	V	
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1 A		2.75	3.25	Ω	

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	102	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	11	-	pF
Crss	Reverse transfer capacitance	VG3 <b>-                                   </b>	-	0.1	-	pF
Cotr <sup>(1)</sup>	Equivalent capacitance time related		-	20	-	рF
C <sub>oer</sub> <sup>(2)</sup>	Equivalent capacitance energy related	V <sub>DS</sub> = 0 to 640 V, V <sub>GS</sub> = 0 V	-	7	-	рF
RG	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	12	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, \text{ I}_{D} = 2 \text{ A},$	-	2.63	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V (see Figure 15: "Test circuit for gate charge	-	0.91	-	nC
$Q_{gd}$	Gate-drain charge	behavior")	-	1.53	-	nC

#### Table 6: Dynamic

#### Notes:

 $^{(1)}\mbox{Time}$  related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$ increases from 0 to 80% VDSS

<sup>(2)</sup>Energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when VDs increases from 0 to 80% V<sub>DSS</sub>



#### Electrical characteristics

	Table 7: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}=400~V,~I_{D}=1~A,~R_{G}=4.7~\Omega,$	-	6.2	-	ns		
tr	Rise time	V <sub>GS</sub> = 10 V ( see Figure 14: "Test	-	7	-	ns		
t <sub>d(off)</sub>	Turn-off delay time	circuit for resistive load switching times" and Figure 19: "Switching time waveform")	-	30	-	ns		
t <sub>f</sub>	Fall time		-	26	-	ns		

#### Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		2	А
Isdm <sup>(1)</sup>	Source-drain current (pulsed)		-		8	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD} = 2 \text{ A}, \text{ V}_{GS} = 0 \text{ V}$	-		1.5	V
trr	Reverse recovery time	I <sub>SD</sub> = 2 A, di/dt = 100 A/µs,	-	210		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive load	-	0.8		μC
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")	-	7.6		А
trr	Reverse recovery time	I <sub>SD</sub> = 2 A, di/dt = 100 A/µs,	-	345		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{\text{j}} = 150 \text{ °C}, \text{ (see Figure 16: "Test circuit for } $	-	1.2		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times" )	-	7.2		А

#### Notes:

<sup>(1)</sup>Pulse width limited by safe operating area.

 $^{(2)}$ Pulsed: pulse duration = 300 µs, duty cycle 1.5%.

#### Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)</sub> GSO	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



2


1.5

1

0

0.5


6 V



9 V

8 V

7 V



2

1.5


1


0.5




57


#### **Electrical characteristics**









### 3 Test circuits










57

### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

### 4.1 DPAK package information



#### Package information


#### STD3LN80K5

nformation			STD3LN80K5
	Table 10: DPAK (TO-25	2) type A mechanical da	ta
Dim.		mm	
Dim.	Min.	Тур.	Max.
А	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	4.60	4.70	4.80
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°




#### STD3LN80K5

#### Package information





## 4.2 DPAK packing information








Table 11: DPAK (TO-252) tape and reel mechanical data						
Таре			Reel			
Dim.	mm		Dim	mm		
	Min.	Max.	Dim.	Min.	Max.	
A0	6.8	7	A		330	
B0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
E	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1	Base qty. 2500		2500	
P1	7.9	8.1	Bulk qty. 2500		2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				

Table 11: DPAK (TO-252) tape and reel mechanical data



### 5 Revision history

Table 12: Document revision history

Date	Revision	Changes
13-May-2015	1	Initial release
27-Jul-2016	2	Updated title and features in cover page. Updated Section 1: "Electrical ratings" and Section 2: "Electrical characteristics". Added Section 2.1: "Electrical characteristics (curves)". Document status promoted from preliminary to production data. Minor text changes.



#### STD3LN80K5

#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

